The Engineering Staff of TEXAS INSTRUMENTS INCORPORATED Semiconductor Group



Supplement to The TTL Data Book

for Design Engineers

Second Edition

TEXAS INSTRUMENTS

INCORPORATED

IMPORTANT NOTICES

Texas Instruments reserves the right to make changes at any time in order to improve design and to supply the best product possible.

TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

Information contained herein is supplemental to the date published in LCC4112.

Copyright © 1977
Texas Instruments Incorporated

TABLE OF CONTENTS


						P	٩G
	SN54LS137, SN74LS137	3-Line to 8-Line Decoders/Demultiplexers with Address Latches					
_	SN54LS189, SN74LS189	84-Bit Random-Access Read/Write Memories with Inverting					
		3-State Outputs					•
	SN54LS219, SN74LS219	84-Bit Random-Access Read/Write Memories with Noninverting					
		3-State Outputs				-	•
_	SN54LS289, SN74LS289	84-Bit Random-Access Read/Write Memories with Inverting					
		Open-Collector Outputs					•
	SN54LS319, SN74LS319	64-Bit Random-Access Read/Write Memories with Noninverting					
		Open-Collector Outputs					4
	SN54LS320, SN74LS320	Crystal-Controlled Oscillators					!
	SN54LS321, SN74LS321	Crystal-Controlled Oscillators with F/2 and F/4 Outputs					!
	SN54LS322, SN74LS322	8-Bit Shift Registers with Sign Extend					(
	SN54LS347, SN74LS347	BCD-to-Seven-Segment Decoders/Drivers					10
	SN54LS381, SN74LS381	Arithmetic Logic Unit/Function Generator with Look-Ahead					
		Carry Cascading					12
	SN54LS382, SN74LS382	Arithmetic Logic Unit/Function Generator with Ripple Carry					
		and Overflow Outputs					12
	SN54LS384, SN74LS384	8-Bit by 1-Bit Two's Complement Multipliers					14
	SN54LS385, SN74LS385	Quadruple Serial Adders/Subtractors					16
	SN54LS396, SN74LS396	Octal Storage Registers					18
	SN54LS442, SN74LS442	Quadruple Tri-Directional Noninverting Bus Transceivers					20
	SN54LS443, SN74LS443	Quadruple Tri-Directional Inverting Bus Transceivers					20
	SN54LS444, SN74LS444	Quadruple Tri-Directional Bus Transceivers with Inverting					
		and Noninverting Outputs					20
	SN54LS445, SN74LS445	BCD-to-Decimal Decoders/Drivers					22
	SN54LS447, SN74LS447	BCD-to-Seven Segment Decoders/Drivers					24
	SN54LS640, SN74LS640	Octal Inverting Bus Transceivers with 3-State Outputs					26
	SN54L\$641, SN74L\$641	Octal Noninverting Bus Transceivers with Open Collector Outputs .					26
	SN54LS642, SN74LS642	Octal Inverting Bus Transceivers with Open-Collector Outputs					26
	SN54LS645, SN74LS645	Octal Noninverting Bus Transceivers with 3-State Outputs					26
	SN54LS668, SN74LS668	Synchronous 4-Bit Up/Down Decade Counters		 			27
	SN54LS669, SN74LS669	Synchronous 4-Bit Up/Down Binary Counters					27
	SN54LS673, SN74LS673	16-Bit Serial-In, Serial-Out Shift Registers with 16-Bit					
		Parallel-Out Storage Registers					35
	SN54LS674, SN74LS674	16-Bit Parallel-In, Serial-Out Shift Registers					35
	SN54L\$681, SN74L\$681	4-Bit Parallel Binary Accumulators					38
	SN54LS690, SN74LS690	Synchronous Decade Counters/Registers with Multiplexed					
		3-State Outputs, Direct Clear					41
	SN54LS691, SN74LS691	Synchronous Binary Counters/Registers with Multiplexed					
		3-State Outputs, Direct Clear					41
	SN54LS692, SN74LS692	Synchronous Decade Counters/Registers with Multiplexed					
		3-State Outputs, Synchronous Clear					41
	SN54LS693, SN74LS693	Synchronous Binary Counters/Registers with Multiplexed					
		3-State Outputs, Synchronous Clear					41
	SN54LS696, SN74LS696	Synchronous Up/Down Decade Counters/Registers with					
		Multiplexed 3-State Outputs, Direct Clear					42
	SN54LS697, SN74LS697	Synchronous Up/Down Binary Counters/Registers with					
		Multiplexed 3-State Outputs, Direct Clear					42
	SN54LS698, SN74LS698	Synchronous Up/Down Decade Counters/Registers with					
		Multiplexed 3 State Outputs, Synchronous Clear					42
	SN54LS699, SN74LS699	Synchronous Up/Down Binary Counters/Registers with					
		Multiplexed 3-State Outputs, Synchronous Clear					42
	Revisions to The TTL Data &	Rook for Design Engineers, Second Edition					
	Revisions to the First F	Printing					44
		and Second Printing					56

TYPES SN54LS137, SN74LS137 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS WITH ADDRESS LATCHES

NOVEMBER 1977

SN54LS137 . . . J OR W PACKAGE SN74LS137 . . . J OR N PACKAGE (TOP VIEW)


- Combines Decoder and 3-Bit Address Latch
- Incorporates 3 Enable Inputs to Simplify Cascading
- Low Power Dissipation . . . 65 mW Typ



description

The 'LS137 is a three-line to eight-line decoder demultiplexer with latches on the three address inputs. When the latch-enable input (\overline{GL}) is low, the 'LS137 acts as a decoder/demultiplexer. When \overline{GL} goes from low to high, the address present at the select inputs (A, B, and C) is stored in the latches. Further address changes are ignored as long as \overline{GL} remains high. The output enable controls, G1 and $\overline{G2}$, control the state of the outputs independently of the select or latch-enable inputs. All of the outputs are high unless G1 is high and $\overline{G2}$ is low. The 'LS137 is ideally suited for implementing glitch-free decoders in strobed (stored-address) applications in bus-oriented systems.

functional block diagram




FUNCTION TABLE

	INPUTS						_	_	OUT	D1 17					
EN	IABI	.E	SE	LE	СТ				,011	-01:	•				
ᅂ	G1	G2	С	В	A	٧0	Y 1	Y 2	Y3	Y4	Y5	Υ6	Y7		
×	Х	Н	×	х	×	н	н	н	н	Н	н	н	I		
×	L	х	×	x	×	н	н	н	н	н	н	н	н		
L	н	L	٦	L	L	L	Н	н	н	Н	н	н	H		
L	н	L	L	L	н	н	Ł	н	н	н	н	н	н		
L	н	L	L	н	L	н	н	L	н	н	н	н	н		
ļL	н	L	L	н	н	н	Н	н	L	н	н	н	н		
L	н	L	н	L	L	н	н	н	н	L	н	н	н		
L	н	L	н	L	н	н	н	н	н	H	L	н	н		
L	н	L	н	н	L	н	н	н	н	н	н	L	н		
L	н	L	н	н	н	н	н	н	н	н	н	н	L		
L	н н ц ххх						Output corresponding to stored								
						add	ress,	L, a	li oti	ners,	н				

His high level, Limitow level, Ximintelevant

TYPES SN54LS137, SN74LS137 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS WITH ADDRESS LATCHES

schematics of inputs and outputs



TYPICAL APPLICATION DATA




FIGURE 1-6-LINE TO 64-LINE DECODER WITH INPUT ADDRESS STORAGE

TO BE ANNOUNCED

TYPES SN54LS189, SN54LS219, SN54LS289, SN54LS319, SN74LS189, SN74LS219, SN74LS289, SN74LS319 64-BIT RANDOM-ACCESS READ/WRITE MEMORIES

NOVEMBER 1977

- Organized as 16 Words of Four Bits Each
- Schottky-Clamped for High Performance
- Full On-Chip Decoding and Fast Chip-Enable Simplify System Decoding
- P-N-P Inputs Reduce Loading on System Buffers/Drivers
- Choice of 3-State or Open-Collector Outputs
- · Choice of True or Inverted Outputs

description

These monolithic TTL memories feature Schottky clamping for high performance and a fast chip-select access time to enhance decoding at the system level. A three-state-output version and an open-collector-output version are offered for both of the logic choices. A three-state output offers the convenience of an open-collector output with the speed of a totem-pole output; it can be bus-connected to other similar outputs, yet it retains the fast rise time characteristic of the TTL totem-pole output. An open-collector output offers the capability of direct interface with a data line having a passive pull-up.


write cycle

Information to be stored in the memory is written into the selected address (AD) location when the chip-select [S] and the write-enable (VI) inputs are low. While the write-enable input is low, the memory outputs are off (three-state = Hi-Z, open-collector = high). When a number of outputs are bus-connected, this off state neither loads nor drives the data bus: however, it permits the bus line to be driven by other active outputs or a passive pull-up.


read cycle

Information stored in the memory (see function table for input/output phase relationship) is available at the outputs when the write-enable input is high and the chip-select input is low. When the chip-select input is high, the outputs will be off.

\$N54L\$189, \$N54L\$289...JOR W PACKAGE \$N74L\$189, \$N74L\$289...JOR N PACKAGE (TOP VIEW)



SN54LS219, SN54LS319 . . . J OR W PACKAGE SN74LS219, SN74LS319 . . . J OR N PACKAGE (TOP VIEW)



FUNCTION TABLE

		,	MC IION IABL			
	INP	UTS		OUTPUTS	:	
FUNCTION.	CHIP SELECT	WRITE ENABLE	'LS189	'LS289	'LS219	'L\$319
Write	L	L	Z	011	Z	011
Read	L	н	Complement of Data Entered	Complement of Data Entered	Data Entered	Data Entered
Inhibit	н	х	Z	011	Z	011

H = high level | L = low level, X = irrelevant, Z = high impedance

TO BE ANNOUNCED

TYPES SN54LS320, SN54LS321, SN74LS320, SN74LS321 CRYSTAL-CONTROLLED OSCILLATOR

NOVEMBER 1977

'LS320

- Crystal-Controlled Oscillator Operation from 1 Hz to 20 MHz
- High-Level 2-Phase Outputs
- TTL-Level 2-Phase Outputs

'LS321

 Similar to 'LS320 But Includes f/2 and f/4 TTL-Level Count-Down Outputs

description


The 'LS320 is a crystal-controlled oscillator/clock driver. It features complementary TTL-Level (5-volt) and high-level (5- to 12-volt) outputs.

The high-level outputs are very-low-impedance devices and can be used with VDD at 5 volts to drive highly capacitive TTL-level lines. If the high-level outputs are not used, then the VDD terminal can be left open. A synchronization flip-flop is included,

The 'LS321 is identical to the 'LS320 except it also features—two—TTL-level—count-down—outputs, 1/2 and 1/4.


The SN54LS320 and SN54LS321 will be characterized for operation over the full military temperature range of ~55°C to 125°C. The SN74LS320 and SN74LS321 will be characterized for operation from 0°C to 70°C.

SN54LS320...JOR W PACKAGE SN74LS320...JOR N PACKAGE (TOP VIEW)




NC-No internal connection

\$N54L\$321 ... J OR W PACKAGE \$N74L\$321 ... J OR N PACKAGE (TOP VIEW)



functional block diagram




TYPES SN54LS322, SN74LS322 8-BIT SHIFT REGISTERS WITH SIGN EXTEND

BULLETIN NO. DL S 12587, OCTOBER 1977

SN54LS322 J PACKAGE SN74LS322 J OR N PACKAGE (TOP VIEW)

- Multiplexed Inputs/Outputs Provide Improved Bit Density
- 3-State Outputs Drive Bus Lines Directly
- Sign Extend Function
- Direct Overriding Clear



description

These low-power Schottky eight-bit shift registers feature multiplexed input/output data ports to achieve full eight-bit data handling in a single 20-pin package. Serial data may be entered into the shift-right register through either the D0 or the D1 input as selected by the data select input. A serial output $(O_H)'$ is also provided to facilitate expansion. Synchronous parallel loading is accomplished by taking both the register enable and the S/P inputs low. This places the three-state input/output ports in the data input mode. Data are entered on the low-to-high transition of the clock. The data extend function repeats the sign in the O_A flip-flop during shifting. A direct overriding clear input clears the internal registers when taken low whether the outputs are enabled or off. The output enable does not interfere with synchronous operation of the register.


FUNCTION TABLE

						~ DEC						
				INPUTS					NPUTS	OUTPU	rs	OUTPUT
OPERATION	CLEAR	REGISTER	S/P	SIGN	DATA	OUTPUT	CLOCK	A/Q A	B/On	C/Oo	н/Он	a _H
Clear	CLLAN	ENABLE	٠,,	EXTEND	SELECT	ENABLE	OLOG!	~/ - A	0,49	. ۵۰۰		
Class	L	н	х	×	×	L	x	L	Ļ	L	L	
	L	×	н	x	×	L	×	L	L	L	L	L
Hold	н	н	X	X	×	L	×	OAO	OBO	QC0	QHD	OH0
Chife Binks	Н	L	Н	н	L	L	1	D0	QAn	OBn	QGn	O _{Gn}
Shift Right Sign Extend	н	l L	н	н	н	L.	1	101	QAn	OBn	OGn	aGn
	н	L	н	L	X	L	t	QAn	QAn	Q _{Bn}	QGn	OGn
	Н		Ł	×	х	X		a	b	С	h	h

When the output enable is high, the eight input/output terminals are disabled to the high-impedance state, however, sequential operation or clearing of the register is not affected. If both the register enable input and the S/P input are low white the clear input is low, the register is cleared while the eight input/output terminals are disabled to the high-impedance state.


- H = high level (steady state)
- L n low level (steady state)
- X = irrelevant (any input, including transitions)
- 1 = transition from low to high level
- QAO ... QHO = the level of QA through QH, respectively, before the indicated steady state conditions were established
- QAn. QHn = the level of QA through QH, respectively, before the most recent 1 transition of the clock
- D0, D1 = the level of steady-state inputs at inputs D0 and D1 respectively
- a. . h = the level of steady-state inputs at inputs A through H respectively

functional block diagram



TYPES SN54LS322, SN74LS322 8-BIT SHIFT REGISTERS WITH SIGN EXTEND

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

 Supply voltage, V_{CC} (see Note 1)
 7 V

 Input voltage
 7 V

 Off-state output voltage
 5.7 V

 Operating free-air temperature range:
 SN54LS322

 SN74LS322
 0°C to 70°C

 Storage temperature
 -65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		L_s	NS4LS3	22	s	N74LS3	22	ואט
		MIN	NOM	MAX	MIN	NOM	MAX	UNI
Supply voltage, VCC		4.5	5	5.5	4.75	5	5 25	V
National and a second a second and a second	Q _A thru Q _H			-1			~2.6	m.e
High-level output current, IOH	OH.			-0.4			-0.4	
1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	QA thru QH	_		12			24	m/
Low-level output current, IOL	O _H	i		4			8	l ''''
Clock frequency, fclock		0		35	0		35	МН
	Clock high				14			n,
Width of clock pulse, tw(clock)	Clock low	14		_	14			l ."
Width of clear pulse, tw(clear)	Clear low	20			20			n
	Data select	101			101			
C	High-level data	201			201			, n
Setup time, t _{su}	Low-level data	20;			201] n
	Clear inactive-state	201			201			
4	Data select	101			101			
Hold time, th	Data	01			01			n:
Operating free-sir temperature, T _A		-55		125	0		70	°c

Data includes the two serial inputs and the eight input/output data lines. The arrow indicates that the rising edge of the clock pulse is used for reference.



TYPES SN54LS322, SN74LS322 8-BIT SHIFT REGISTERS WITH SIGN EXTEND

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CON	DITIONET	S	N54L53	22	S	N74LS3	22	UNIT
_	PAHAMEIER		1EST CONT	MITOMS.	MIN	TYPI	MAX	MIN	TYPI	MAX	ייייטן
VIH	High-level input voltage				2			2			V
VIL	Low-level input voltage			•			0.7	_		0.8	v
V _{IK}	Input clamp voltage		VCC - MIN,	Ij = -18 mA			-1.5	_	_	-1.5	V
Voн	High-level output voltage	OA thru QH	VCC - MIN,	V _{IH} = 2 V.	2.4	3.2		2.4	3.1		V
•он	ringitative output voltage	Ωн	VIL - VILMAK,	IOH - MAX	2.7	3.4		2.7	3.4		1 *
		QA thru QH	VCC - MIN.	10L = 12 mA		0.25	0.4		0.25	0.4	
Voi	Low-level output voltage	GA IIII GH	V _{IH} • 2 V,	IOL = 24 mA					0.35	0.5] v
₹OL	Cow-lever octpor voltage	OH'	VIL - VILMAX	IOL = 4 mA		0.25	0.4		0.25	0.4	١٠
		l _{GH}	AIT - AIT LINES	IOL * 8 mA					0.35	0.5	1
lоzн	Off-state output current,	QA Ihru QH	VCC - MAX.	VIH * 2 V.			40			40	μА
102H	high-level voltage applied	GA IIIG GH	VO = 2.7 V		1		40	i		40	"^
	Off-state output current,	OA thru OH	VCC * MAX.	VIH * 2 V.	1		-400			-400	μΑ
OZL	low-level voltage applied	UA SING CH	Vo = 0.4 V		1		-400			-400	۳^
		A thru H		V ₁ • 5.5 V			0.1			0.1	
11	Input current at maximum	Data select	VCC - MAX	V1 - 7 V			0.2			0.2	mA
ч	input voltage	Sign extend	4CC - max	V - 7 V			0.3			0.3] """
		Any other		V ₁ = 7 V			0.1			0.1	l
		A thru H, DS					40			40	
Ιн	High-level input current	Sign extend	VCC - MAX.	V1 = 2.7 V			60			60	PΑ
		Any other)				20			20]
		Data select					-0.8			-0.B	
HE	Low-level input current	Sign extend	vcc • MAX, V	V1 - 0.4 V			-1.2			-1.2	mΑ
		Any other					-0.4			-0.4	
los	Short-circuit output current§	QA 1hru QH			-30		-130	-30		-130	mA
.08		OH.	VCC - MAX		-20		-100	-20		-100	I INA
'cc	Supply current		VCC - MAX			35	60		35	60	mΑ

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, VCC = 5 V, TA = 25°C

PARAMETERS	FROM (INPUT)	TO (OUTPUT)	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
Imax			See Note 2		35	50		MHz
^t PLH	Clock	OH'	CL = 15 pF,	R _L = 2 kΩ,		15	25	T
tPHL	Crock	T	See Note 2	n[- 2 kir.		15	25	ns.
1PHL	Clear	OH.				20	35	ns.
1PLH	Clock	QA thru QH				15	25	
1PHL] """	GA IIII GH	CL - 45 pF,	G 665 O		15	25	ns
1PHL	Clear	Q _A thru Q _H	_	Aι • 665 Ω,		20	35	ns
1PZH	Output enable	Q _A thru Q _H	See Note 2			20	35	
IPZL	- Corpor ensore	da mio de				20	35	ns
1PHZ	Output enable	0	CL = 5 pF.	RL - 665 Ω,		15	25	
IPLZ	- Corpor enable	I Olymbru Olu I	See Note 2			15	25	Πş

[¶]f_{max} = maximum clock frequency

I All typical values are at VCC = 5 V, TA = 25°C

Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

tpZL □ output enable time to low level

 $[\]Psi L H \cong propagation delay time, low to high level output the propagation delay time, high to low-level output the propagation delay time, high to low-level output the propagation delay time, high to low-level output.$


TPZH = output enable time to high level

NOTE 2: For testing f_{max}, all outputs are loaded simultaneously, each with C_L and R_L as specified for the propagation times. See load circuits and waveforms on page 3-11 of The TTI, Data Book For Design Engineers, Second Edision, LCC4112.

TYPES SN54LS347, SN74LS347 BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS

BULLETIN NO. DL-S 12696, NOVEMBER 1977

- Low-Voltage Version of SN54LS47/SN74LS47
- Open-Collector Outputs Drive Indicators Directly
- Lamp-Test Provision
- Leading/Trailing Zero Suppression
- Lamp Intensity Modulation Capability



TYPE			TPUTS		TYPICAL	1
	ACTIVE LEVEL	OUTPUT CONFIGURATION	SINK CURRENT	MAX VOLTAGE	POWER DISSIPATION	PACKAGES
SN54LS347 SN74LS347	low	open-collector	12 mA 24 mA	7 V	35 mW 35 mW	N, L

SEGMENT IDENTIFICATION

FUNCTION TABLE

DECIMAL OR		LT ABI	INP	UTS			81/8801			۰	UTPUI	6			NOTE
FUNCTION	LT	ABI	D	С	8	A			ь	•	d	•	1	9	
0	н	н	L	L	L	Ť	н	ON	ON	ON	ON	ON	ON	OFF	
1	н	x	L	L	L	н	н	OFF	ON	ON	OFF	OFF	OFF	OFF	
2	н	×	L	L	н	L	+	ON	ON	OFF	ON	ON	OFF	QN	
3	н	×	L	L	н	н	н	ON	ON	ON	ON	OFF	OFF	ON	
4	1	X	L	1	L	L	н	OFF	ON	ON	OFF	OFF	ON	ON	
5	н	×	L	н	L	н	н	ON	OFF	ON	ON	OFF	ON	ON	
6	н	×	L	H	н	L	н	OFF	OFF	ON	ON	Ott	ON	ON	
7	н	×	٦	н	н	н	н	ON	QN	ON	OFF	OFF	OFF	OFF	١.
8	н	×	H	L	L	L	H	ON	ON	ON	ON	ON	ON	90	1 '
9	H	×	н	L	L	н	н	ON	ON	ON	OFF	OFF	ON	ON	
10	н	×	н	L	н	L	н	OFF	OFF	OFF	ON	ON	OFF	QΝ	
11	н	X	н	L	н	_ н	н	OFF	OFF	ON	ON	OFF	OFF	ON	
12	н	×	н	н	L	L	н	OFF	ON	OFF	JFF	OFF	ON	ON	1
13	н	×	н	н	L	н	н	ON	OFF	OFF	ON	OFF	ON	ON	l .
14	н	×	н	н	н	L	н	OFF	OFF	OFF	ON	ON	ON	ON	l
15	Н	×	н	н	н	н	н	OFF	OFF	OFF	OFF	OFF	OFF	OFF	l
Ві	×	×	×	×	х	х	L	OFF	OFF	OFF	OFF	OFF	OFF	OFF	2
ABI	н	l L	l L	L	L	L	L	OFF	OFF	OFF	OFF	OFF	OFF	OFF	3
LT	L	l ×	l x	×	×	×	н	ON	ON	ON	ON	ON	ON	ON	4

H = high level, L = low level, X = irrelevant

- NOTES 1. The blanking input (BI) must be open or held at a high logic level when output functions 0 through 15 are desired. The
 - ripple blanking input (RBI) must be open or high it blanking of a decimal zero is not desired.

 When is low topic level is applied directly to the blanking input (BI), all segment outputs are off regardless of the level of any other meal.
 - 3. When ripple blanking input (RBI) and inputs A, B, C, and D are at a low level with the lamp test input high, all segment outputs
 - go off and the ripple blanking output (RBO) goes to a low level (response condition).

 4. When the blanking input/ripple blanking output (BI/RBO) is open or held high and a low is applied to the temp-test input, all segment outputs are on.

BI/RBO is wire AND logic serving as blanking input (BI) and/or ripple-blanking output IRBO).

TYPES SN54LS347, SN74LS347 **BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS**

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)														. :	7 V
Input voltage														. :	7 V
Peak output current (tw ≤ 1 ms, duty cycle ≤ 10%))													200 (πА
Current forced into any output in the off state														. 1 r	πA
Operating free-air temperature range: SN54LS347															
SN74LS347										Ċ		٥	°c	to 70)°C
Storage temperature cappe											•	, e ō	~~	- 150	00

NOTE 1: Voltage values are with respect to network ground terminal,

recommended operating conditions

		s	N54LS3	47	S	147	UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	ONII
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	v
Off-state output voltage, VO(off)	a thru g	1		7			7	V
On-state output current, IO(on)	a thru g			12			24	mΑ
High-level output current, IOH	BI/RBQ	1		-50			-50	μА
Low-level output current, IOL	BI/RBO			1.6			3.2	mA
Operating free-air temperature, TA		-55		125	0		70	·c

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER High-level input voltage		TECT COL	IDITIONS†	s	N54LS	347	S	N74LS	147	Ī
	PARAMETER		1EST COM	IDITIONS.	MIN	TYPI	MAX	MIN	TYPŤ	MAX	UNIT
VIH	High-level input voltage				2			2			V
VIL	Low-level input voltage						0.7			0.8	v
VIK	Input clamp voltage		VCC · MIN,	I _I = ~18 mA			-1.5			-1.5	٧
v _{он}	High-level output voltage	81/ABO	VCC = MIN, VIL = VIL max,	V _{IH} * 2 V, I _{OH} * -50 µA	2.4	4.2		2.4	4.2		v
VOL	Low-level output voltage	BI/RBO	V _{CC} = MIN. V _{IH} = 2 V,	IOL - 1.6 mA		0.25	0.4		0.25	04	v
-01	con a ver output vonage	J.M.BO	Vil • Vil max	IOL * 3.2 mA					0.35	0.5	
1010111	Off-state output current	a thru g	V _{CC} = MAX, V _{IL} = V _{IL} max,	V _{IH} " 2 V, V _{O(off)} = 7 V			250		_	250	μA
VOICE	On-state output voltage	a thru g	VCC - MAX, VIH - 2 V,	IO(on) - 12 mA		0.25	0.4		0 25	0.4	v
0(011)			VIL • VIL max	IO(on) = 24 mA					0 35	0.5	
l _k	Input current at maximur	n input voltage	VCC " MAX,	V1 - 7 V			0.1			0.1	mΑ
чн	High-level input current		VCC " MAX,	V1 = 2.7 V			20			20	μΑ
111	Low-level input current	Any input except BI/RBO	VCC - MAX,	V _I - 0.4 V			-0,4	-		-0.4	mA
		BI/RBO					-1.2			~1.2	
'os	Short-circuit output current	BI/RBO	V _{CC} · MAX	_	0.3		-2	-0.3		-2	mΑ
icc	Supply current		VCC " MAX.	See Note 2		7	13		7	13	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, VCC = 5 V, TA = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
loff	Turn-off time from A input				100	, n
ton	Turn-on time from A input	CL • 15 pF, Rt = 665 1),			100] ""
loff	Turn-off time from ABI input	See Note 4			100	Γ
ton	Turn-on time from RBI input				100	^ <u>*</u>

NOTE 4: Load circuit and voltage waveforms are shown on page 3-11 of The TTL Data Book for Design Engineers, Second Edition, LCC4112; tott corresponds to tply and ton corresponds to tpHL.

FAII typical values are at VCC -5 V, TA - 25 C.

NOTE 2. ICC is measured with all outputs open and all inputs at 4.5 V.

TO BE ANNOUNCED

TYPES SN54LS381, SN54LS382, SN74LS381, SN74LS382 ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS


NOVEMBER 1977

DESIGNATION	PIN NOS.	FUNCTION					
	-						
A3, A2, A1, A0	17, 19, 1, 3	WORD A INPUTS					
B3, B2, B1, B0	16, 18, 2, 4	WORD B INPUTS					
S2, S1, S0	7, 6, 5	FUNCTION-SELECT					
32, 31, 30	7,6,5	INPUTS					
		CARRY INPUT FOR					
ا	15	ADDITION, INVERTED					
C _n	! '3	CARRY INPUT FOR					
		SUBTRACTION					
F3, F2, F1, F0	12, 11, 9, 8	FUNCTION OUTPUTS					
F ("LS381	14	INVERTED CARRY					
ONLY	14	PROPAGATE OUTPUT_					
G ('L\$381	13	INVERTED CARRY					
ONLY)	13	GENERATE OUTPUT					
('LS382	14	RIPPLE-CARRY					
Cn - 4 ONLY)	14	OUTPUT					
('LS382	13	OVERFLOW					
OVA ONLY	[,,	OUTPUT					
Vcc	20	SUPPLY VOLTAGE					
GND	10	GROUND					


- Fully Parallel 4-Bit ALU's in 20-Pin Package for 0.300-Inch Row Spacing
- Ideally Suited for High-Density Economical Processors
- 'LS381 Features G and P Outputs for Look-Ahead Carry Cascading
- 'LS382 Features Ripple Carry (C_n + 4) and Overflow (OVR) Outputs
- Arithmetic and Logic Operations
 Selected Specifically to Simplify System
 Implementation:

A Minus B
B Minus A
A Plus B
and Five Other Functions

SN54LS381...JPACKAGE SN74LS381...JOR N PACKAGE (TOP VIEW)



SN54LS382...JPACKAGE SN74LS382...JOR N PACKAGE (TOP VIEW)




description

The 'LS381 and 'LS382 are low-power Schottky TTL arithmetic logic units (ALUs)/function generators that perform eight binary arithmetic/logic operations on two 4-bit words as shown in the function table. The exclusive-OR, AND, or OR function of the two Boolean variables is provided without the use of external circuitry. Also, the outputs can be cleared (low) or preset (high) as desired. The 'LS381 provides two cascade outputs (P and G) for expansion utilizing SN54S182/SN74S182 look-ahead carry generators. The 'LS382 provides a $C_n + 4$ output to ripple the carry to the C_n input of the next stage. The 'LS382 detects and indicates two's complement overflow condition via the OVR output. The overflow output is logically equivalent to $C_n + 3$ \oplus $C_n + 4$. When the 'LS382 is cascaded to handle word lengths longer than four bits in length, only the most significant overflow (OVR) output is used.

The SN54LS381 and SN54LS382 will be characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LS381 and SN74LS382 will be characterized for operation from 0°C to 70°C.

TYPES SN54LS381, SN54LS382, SN74LS381, SN74LS382 ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

functional block diagram, schematics of inputs and outputs, and function table



TO BE ANNOUNCED

TYPES SN54LS384, SN74LS384 8-BIT BY 1-BIT TWO'S-COMPLEMENT MULTIPLIERS

NOVEMBER 1977


- Two's-Complement Multiplication
- Magnitude Only Multiplication
- Cascadable for Any Number of Bits
- 8-Bit Parallel Multiplicand Data Input
- Serial Multiplier Data Input
- Serial Data Output for Multiplication Product
- 40 MHz Typical Maximum Clock Frequency

description


The 'LS384 is an 8-bit by 1-bit sequential logic element that performs digital multiplication of two numbers represented in two's-complement form to produce a two's-complement product without external correction by using Booth's algorithm internally. The device accepts an 8-bit multiplicand (X input) and stores this data in eight internal latches. These X latches are controlled via the clear input. When the clear input is low, all internal fip-flops are cleared and the X latches are opened to accept new multiplicand data. When the clear input is high, the latches are closed and are insensitive to X input changes.

The multiplier word data is passed by the Y input in a serial bit stream, least significant bit first. The product is clocked out the Σ output, least significant bit first.

SN54LS384 ... J OR W PACKAGE SN74LS384 ... J OR N PACKAGE (TOP VIEW)



schematics of inputs and outputs



The multiplication of an m-bit multiplicand by an n-bit multiplier results in an (m + n)-bit product. The 'LS384 must be clocked for m + n clock cycles to produce this two's complement product. The n-bit multiplier (Y-input) sign bit data must be extended for the remaining m bits to complete the multiplication cycle.

The device also contains a K input so that devices can be cascaded for longer length X words. The Σ output of one device is connected to the K input of the succeeding device when cascading. The mode input is used to indicate which device contains the most significant bit. The mode input is wired high or low depending on the position of the 8-bit slice in the total X word length. The device with the most significant bit is wired low and all lower order bit packages are wired high.


The SN54LS384 will be characterized for operation over the full military temperature range from -55°C to 125°C. The SN74LS384 will be characterized for operation from 0°C to 70°C.

FUNCTION TABLE

	INPL	ITS		INTERNAL	OUTPUT	FUNCTION
CLR	CK	Χi	Υ	Y_1	2	FONCTION
L	×	Data	X	L	L	Load new multiplicand and clear internal sum and carry registers
Н	. :	×	٢	L	Output	Shift sum register
н	1	×	L	н	per	Add multiplicand to sum register and shift
Н	Ť	х	н	L	Booth's	Subtract multiplicand from sum register and shift
н	1	x	Н	н	algorithm	Shift sum register

Hill - high-level, Limitow level, Xi - irrelevant, $1 \pm tow-to$ high-level transition

TYPES SN54LS384, SN74LS384 8-BIT BY 1-BIT TWO'S-COMPLEMENT MULTIPLIERS



TYPICAL APPLICATION DATA




FIGURE 1-BASIC 24-BIT SERIAL/PARALLEL CONNECTION




FIGURE 2-8-BIT BY 8-BIT MULTIPLIER, BUS ORGANIZED, WITH 8-BIT TRUNCATED PRODUCT

TYPES SN54LS385, SN74LS385 QUADRUPLE SERIAL ADDERS/SUBTRACTORS

BULLETIN NO. DL-S 12599, NOVEMBER 1977

- Four Synchronous Elements in a Single 20-Pin Package
- Buffered Clock and Direct Clear Inputs
- Independent Two's-Complement Addition/Subtraction


description

The 'LS385 is a general purpose adder/subtractor and is particularly useful as a companion part to the SNS4LS384/SN74LS384 serial/parallel two's-complement multiplier. The 'LS385 contains four independent adder/subtractor elements with common clock and clear.


Each of the four independent sum (Σ) outputs reflects its respective A and B input as controlled by the S/A control. When S/A is high the Σ function is A minus B. When S/A is low the Σ function is A pius B.

When low, the clear input asynchronously resets the sum flip-flop low and the carry flip-flop either high in the subtract mode or low in the add mode. The clock is positive-edge triggered and controls the sum and carry flip-flops according to the function table.

schematics of inputs and outputs



SN54LS385 J PACKAGE SN74LS385 J OR N PACKAGE (TOP VIEW)




FUNCTION TABLE

SELECTED		INP	ŲŢ	\$		INTERNAL CA	RRY DINPUT	E OUTPUT
FUNCTION	CLEAR	S/Ā	A	8	CLOCK	BEFORE !	APTER 1	AFTER !
C +4:	L	L	×	ĸ	×	L	L	ľ
- **	١.	н	×	×	×	н	+	ı
	F	L	Ļ	L	· · ·	L	L	L
	=	L	Ŀ	L		H	L	+
	-	L	Ŀ	Ħ	- 1	L	L	" +
∆ 53	-	L	L	H		**	H	L
-55	=	L	×	L	,		L L	H
	н	L	н	L	1	н	н н	L
	н	L	×	н	,		H	L
	-	L	H	м			H	×
	I	1	Ļ	L	T-	L	L	н
	۱ н	н	L	L	1	+	-	L
	H	H	L	н	,	L	L	L
Submer!	₩	-	L	н	,	H H	l L	H
3.0 ·· K	₩	н	н	L	1	L	⊢	L
	h -	н	×	L		∺	₩ .	H
	н	H	н	н	, ,	L	L	H
	н	н	н	н	,	h =	H	L

- H = high level, L = low level, X = irrelevent,
- f = transition from low to high level at the clock input

functional block diagram (each adder/subtractor)



TYPES SN64LS385, SN74LS385 QUADRUPLE SERIAL ADDERS/SUBTRACTORS

recommended operating conditions

	8	N54 L83	185	8	6N74L8388				
	MIN	NOM	MAX	MIN	NOM	MAX	דואט		
Supply voitage, V _{CC} (see Nate 1)	4.5	5	5.6	4.78	5	5.25	V		
High-level output current, IOH			-400			-400	μА		
Low-level output current, IOL			4			8	mA		
Clock frequency, f _{clock}			30	0		30	MHz		
Width of clock pulse, tw	18			16			nı		
Setup time, t _{eu}	10			10			Πŝ		
Hold time, th				0			ns		
Operating free-sir temperature, TA	-55		126	0		70	•c		

NOTE 1: Voltage values are with respect to network ground terminal,

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	7	T CONDITIONS	•	9	NB4LS3	195	8	85	UNIT	
	FARAMETER	,	II CONDITIONS	•	MIN	TYPI	MAX	MIN	TYP	MAX	ייייין
VIH	High-level input voltage				2			2			V
VIL	Low-level input valtage						0.7		-	0.8	V
Vik	Input clamp voltage	VCC - MIN.	lj = -18 mA				-1.5			-1.5	V
νон	High-level output voltage	V _{CC} = MIN, V _{IL} = V _{IL} max,	V _{IH} = 2 V, I _{OH} = -400 µA		2.5	3.6		2.7	3.5		٧
	1 1 1	VCC - MIN.	V _{IH} = 2 V,	IOL = 4 mA		0.25	0.4		0.25	0.4	v
VOL	Low-level output voltage	VIL - VILMAX		IOL - B mA					0.35	0.5	1 *
i,	Input current at maximum input voltage	VCC - MAX,	V ₁ = 7 V				0.1			0.1	mΑ
Чн	High-level input current	VCC * MAX,	V _J = 2.7 V				20			20	μА
11L	Low-level input current	VCC - MAX.	V ₁ = 0.4 V				-0.4			-0.4	mΑ
los	Short-circuit output current	VCC - MAX			-20		-100	-20		-100	mA
¹CC	Supply current	VCC - MAX,	See Note 2			48	76		48	75	mA

 $^{^{-1}}$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER?	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax				30	40		MHz
1PLH	Clock		CL=15 pF, RL=2 kΩ,		14	22	
1PHL	CIOCA	-	See Note 3		18	27	ns
PHL	Clear	Σ			18	30	ns.

of_{mex} ≤ meximum clock frequency

All typical values are at VCC = 5 V, TA = 28°C.

Not more than one output should be shorted at a time.

NOTE 2: Inc is measured with all inputs grounded and all outputs open,

¹pLH 2 propagation delay time, low-to-high-level output

teme = propagation delay time, high-to-low-level output

NOTE 3: Load circuit and voltage waveforms are shown on page 3-11 of The TTI. Data Book for Design Engineers, Second Edition, LCC4112.

TTL MSI

TYPES SN54LS396, SN74LS396 OCTAL STORAGE REGISTERS

BULLETIN NO. DL-S 12502, MARCH 1977


- Parallel Access
- Typical Propagation Delay Time . . . 20 ns
- Typical Power Dissipation . . . 120 mW
- Applications:

N-Bit Storage Files Hex/BCD Serial-To-Parallel Converters

description

These octal registers are organized as two 4-bit bytes of storage. Upon application of a positive-going clock signal, the information stored in byte 1 is transferred into byte 2 as a new 4-bit byte is loaded into the byte 1 location via the four data lines. The full 8-bit word is available at the outputs after two clock cycles. Both the clock and the strobe lines are fully buffered.

SN54LS396...JOR W PACKAGE SN74LS396...JOR N PACKAGE (TOP VIEW)



FUNCTION TABLE

	INI	PUTS							OL	ITPUTS					
STROBE	CLOCK	DATA		DATA				101	102	103	104	201	202	203	
G	CLOCK	Dī	DZ	D3	D4	1 ''	142	103	104	201	202	203	204		
- н	X	×	×	×	×	L		L	L	L	L	L	L.		
L		a	b	c	ď	a	ь	c	đ	101 _n	102 ₀	103 ₀	1Q4 ₀		


Him high level (steady state), L = low level (steady state), X is irrelevant (any input, including transitions)


1 - transition from low to high level

101_n, 102_n, 103_n, 104_n = the level of 101, 102, 103, and 104, respectively, before the most recent I transition of the clock

functional block diagram

schematics of inputs and outputs





TYPES SN54LS396, SN74LS396 OCTAL STORAGE REGISTERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)												7 V
Input voltage												
Operating free-air temperature ran-	e: SN54LS396	;										-55°C to 125°C
												. 0°C to 70°C
Storage temperature range				_								-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal

recommended operating conditions

	S	N54LS3	96	S	UNIT		
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC	4 5	5	5.5	4 75	5	5.25	V
High-level output current, IOH			-400			-400	μА
Low-level output current, IOL	_		. 4			8	πA
Clock frequency, f _{clock}	0		30	0		30	MHz
Width of clock pulse, tw	20			20			ns
Setup time, t _{su}	20			20			ns
Hold time, th	5			5			ns
Operating free-air temperature, TA	-55		125	0		70	C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER			NO TIONS	S	N54LS3	96	S	UNIT		
	PAHAMETEH		TEST CO	NDITIONS†	MIN	TYPI	MAX	MIN	TYPI	MAX	וואטן
VIH	High-level input voltage				2			2			V
VIL	Low level input voltage		ĺ				0.7			0.8	V
VIK	Input clamp voltage	•	VCC - MIN,	I _I ? =18 mA			-1.5			-1.5	V
νон	High-level output voltage		VCC * MIN.	V _{IH} = 2 V, I _{OH} = -400 µA	25	3 4		2.7	3.4		v
Vo	Low-level output voltage		V _{CC} - MIN, V _{IH} - 2 V,	IOL * 4 mA		0 25	04		0.25	0.4	V
* OL	Cowmen output vortage		VIL - MAX	10L - 8 mA			Ì		0.35	0.5	*
1.	Input current at	Clock input	Vcc • MAX.				0.2			0.2	mΑ
. Is	maximum input voltage	Other inputs	*CC - MAA.	VI-7V			0.1			0.1	ma
Local	High-level	Clock input	VCC - MAX,	V . 27 V	Ī		40			40	μА
ΉΗ	input current	Other inputs	VCC - MAA.	V - 2.7 V			20	_		20	""
1	Low level	Clock input	VCC * MAX.	V- = 0.4 V			-0.8			-0.8	mA
IIL.	input current	Other inputs	VCC MAX.	V - 0:4 V			-0.4			-0.4	'''^
los	Short-circuit output curre	nt §	VCC - MAX		~20		-100	-20		-100	mA
¹cc	Supply current		VCC - MAX.	See Note 2	T	24	40		24	40	mΑ

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, VCC = 5 V, TA = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
IPLH	Propagation delay time, low-to-high-level output from clock	C ₁ = 15 pF.		20	30	ns.
1PHL	Propagation delay time, high-to-low-level output from clock			20	30	113
†PLH	Propagation delay time, low-to-high-level output from strobe	Ri - 2 kΩ, See Note 3		20	30	05
TPHL	Propagation delay time, high-to-low-level output from strobe	366 140(6.2		20	30	

NOTE 3. Load circuit and voltage waveforms are shown on page 3-11 of The TTL Data Book for Design Engineers, Second Edition, LCC4112.

¹All typical values are at V_{CC} = 5 V, T_A = 25°C.

Not more than one output should be shorted at a time and duration of the short-c-rout should not exceed one second.

NOTE 2: ICC is measured with 4.5 V applied to all inputs and all outputs open.

TO BE ANNOUNCED

TYPE SN54LS442, SN54LS443, SN54LS444, SN74LS442, SN74LS443, SN74LS444 QUADRUPLE TRI-DIRECTIONAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

NOVEMBER 1977

- 3-Way Asynchronous Communication
- P-N-P Inputs Reduce DC Loading
- On-Chip Bus Selection Decoding
- Input Hysteresis Improves Noise Margin
- 3-State Outputs Rated at 12/24 mA IQL and -12/-15 mA IQH for SN54LS'/SN74LS', Respectively

description

These bus transceivers are designed for asynchronous three-way communication between four-line data buses. They give the designer a choice of selecting inverting, noninverting, or combination of inverting and noninverting outputs. The devices feature high fan-out, improved fan-in, and 400-mV noise margin.

The SO and S1 inputs select the bus from which data are to be transferred. The G inputs enable the bus or buses to which data are to be transferred. The port for any bus selected for input and any other bus not enabled for output will be at high impedance.

The SN54LS442, SN54LS443, and SN54LS444 will be characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LS443, and SN74LS444 will be characterized for operation from 0°C to 70°C.

FUNCTION TABLE


		IN	ידטי	•		TRANSF	ERS BETWE	EN BUSES
Ē	S 1	SO	Ğ,	ĞΒ	ĞС	'LS442	'LS443	'LS444
Ή	×	×	×	X	×	None	None	None
x	н	н	×	X	×	None	None	None
×.	×	×	н	н	н	None	None	None
×	L	Ľ	×	н	н	None	None	None
x	L	н	н	x	н	None	None	None
×	н	L	н	н	x	None	None	None
L	L	L	×	L	L	A - B, A - C	Ā-B,Ā·C	Ā·B,Ā·C
L	L	н	L	X	L	B · C, B · A	B · C, B · A	B - C, B - A
L	н	L	L	L	x	C+A,C+B	C · A.C · B	C · A.C · B
ī	L	L	×	L	н	A - B	Ā + B	÷Β
L	L	н	н	x	L	в∙с	Ē∙C	B • C
L	н	L	L	н	×	C + A	Ē٠Α	Ē·Α
L	L	L	×	н	L	A + C	Ā - C	Ā-C
L	L	н	L	×	н	B + A	B·A	B·A
L	н	L	н	L	×	С•В	ē-в	С•В


H = high level, L = low level, X = irrelevant,

A • B • noninverting transfer from A to B,

B + C = inverting transfer from B to C,


I/O ports to which data are not transferred are at high impedance






SN54LS442...JPACKAGE

SN54LS443...JPACKAGE SN74LS443...JOR N PACKAGE (TOP VIEW)




SN54LS444 . . . J PACKAGE SN74LS444 . . . J OR N PACKAGE (TOP VIEW)



TYPE SN54LS442, SN54LS443, SN54LS444, SN74LS442, SN74LS443, SN74LS444 QUADRUPLE TRI-DIRECTIONAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

functional block diagram (composite showing one of four transceivers from each type)



TYPES SN54LS445, SN74LS445 BCD-TO-DECIMAL DECODERS/DRIVERS

BULLETIN NO DL S 12598, NOVEMBER 1977

FOR USE AS LAMP, RELAY, OR MOS DRIVERS

- Low-Voltage Version of SN54LS145/ SN74LS145
- Full Decoding of Input Logic
- SN74LS445 Has 80-mA Sink-Current Capability
- All Outputs Are Off for Invalid BCD Input Conditions
- Low Power Dissipation . . . 35 mW Typical

logic


FUNCTI	ON TABLE
--------	----------

NO.		NP	UTS					0	UTF	UT	s			
100.	D	С	В	Α	0	1	2	3	4	5	6	7	8	9
0	٦	L	L	L	L	н	н	н	н	н	н	н	н	н
1 '	L	L	L	н	н	L	н	н	н	н	н	н	н	н
2	L	L	н	L	н	н	L	н	н	н	н	н	н	н
3	L	L	н	н	н	н	н	L	н	н	н	н	н	н
4	L	н	L	L	H	н	н	н	L	н	н	<u>H</u>	н	н
5	L	н	L	н	н	н	н	н	н	L	н	н	н	н
6	L	н	н	L	н	н	н	н	н	н	L	н	н	н
7	L	н	н	н	н	н	н	н	н	н	н	L	н	н
8	н	L	L	L	н	₩	н	н	н	н	н	н	L	н
9	Н	L	L	н	ļн,	н	н	н	н	н	н	н	н	L
	H	L	H	L	н	H	н	н	н	н	н	н	н	н
۱۵	н	L	н	н	н	н	н	н	н	н	н	н	н	н
13	н	н	L	L	н	н	н	н	н	н	н	н	н	н
INVALID	н	н	L	н	н	н	н	н	н	н	н	н	н	н
=	н	н	н	L	н	н	н	н	н	н	н	н	н	н
	н	н	н	н	н	н	н	н	н	н	н	н	н	н


H = high level (off), L = low level (on)

description

These monilithic BCD-to-decimal decoder/drivers consist of eight inverters and ten four-input NAND gates. The inverters are connected in pairs to make BCD input data available for decoding by the NAND gates. Full decoding of valid BCD input logic ensures that all outputs remain off for all invalid binary input conditions. These decoders feature high-performance, n-p-n output transistors designed for use as indicator/ relay drivers or as open-collector logic-circuit drivers. Each of the output transistors will sink up to 80 milliamperes of current, Each input is one Series 54LS/ 74LS standard load. Inputs and outputs are entirely compatible for use with TTL or DTL logic circuits, and the outputs are compatible for interfacing with most MOS integrated circuits. Power dissipation is typically 35 milliwatts



functional block diagram



TYPES SN54LS445, SN74LS445 BCD-TO-DECIMAL DECODERS/DRIVERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)						 					7 V
Input voltage						 					7 V
Operating free-air temperature range:	SN54LS445								_	-55°C to 12	25°C
	SN74LS445									0°C to 7	o°c
Storage temperature range									_	65°C to 15	o°c

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	12	154LS4	45	SI	UNIT		
	MIN	NOM	MAX	MIN	NOM	MAX	וואט
Supply voltage, VCC	4.5	5	5.5	4.75	5	5.25	v
Off-state output voltage, VO(off)			. 7			7	v
Operating free-air temperature, TA	-55		125	0		70	°c

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)


	PARAMETER	7557.000		S	N54LS4	14 5	S	45	J	
	PARAMETER	TEST CON	יבאטוווטא	MIN	TYPI	MAX	MIN	TYPI	MAX	וואט
VIH	High-level input voltage		-	2			2	-		V
VIL	Low-level input voltage	1				7			7	V
VIX	Input clamp voltage	VCC - MIN,	I _I = −18 mA			-1.5			-1.5	v
IO(off)	Off-state output current	V _{CC} = MIN, V _{IL} = V _{IL} max,	V _{IH} * 2 V, V _{OH} * 7 V			250			250	Αц
		VCC - MIN.	IOL * 12 mA		0.25	0.4	-	0.25	0.4	
VO(on)	On-state output voltage	VIH - 2 V.	IOL = 24 mA					0.35	0.5	1 v
		VIL - VIL max	10L = 80 mA					2.3	3	ĺ
11	Input current at maximum input voltage	VCC - MAX,	V ₁ = 7 V			0.1			0.1	mА
чн	High-level input current	VCC - MAX.	V ₁ = 2.7 V			20			20	μA
4L	Low-level input current	VCC - MAX,	V1 - 0.4 V			-0.4			-0.4	mΑ
'CC	Supply current	VCC * MAX,	See Note 2		7	13	_	7	13	mΑ


¹ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, VCC = 5 V, TA = 25°C

	PARAMETER		TEST CONDITI	ONS	MIN	MAX	UNIT
1PLH	Propagation delay time, low-to-high-level output	CL - 45 pF.	R ₁ • 665 Ω.	See Note 4		60	Пŝ
IPHL	Propagation delay time, high-to-low-level output	С[-45рг.	WE - 000 11.	266 14016 4		50	ns.

NOTE 4: Load circuit and waveforms are shown on page 3:11 of The TTL Data Book for Design Engineers, second edition, LCC 4112. schematic of inputs and outputs





TAll typical values are at VCC - 5 V, TA - 25°C.


NOTE 2: ICC is measured with all inputs grounded and outputs open.

TYPES SN54LS447, SN74LS447 BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS

BULLETIN NO. DL-S 12597, NOVEMBER 1977

Low-Voltage Version of SN54LS247/SN74LS247

- Open-Collector Outputs Drive Indicators Directly
- Lamp-Test Provision
- Leading/Trailing Zero Suppression
- Lamp Intensity Modulation Capability



		DRIVER OUTPUTS TYPIC									
TYPE	ACTIVE	OUTPUT	SINK	MAX	POWER	PACKAGES					
	LEVEL	CONFIGURATION	CURRENT	VOLTAGE	DISSIPATION	1					
5N54LS247	low	open-collector	12 ⊞A	7 V	35 mW	J, W					
SN74LS247	10w	apen-collector	24 mA	7 ∨	35 mW	J, N					

, <u> </u>		1			띡	5					ニ			Ξ		
• c	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
' <u></u> '						DES	CNAT	PIONS	AND	BESIII	TAN	This	-			

SEGMENT IDENTIFICATION

FUNCTION TABLE

DECIMAL OR	INPUTS		81/8807	QUTPUTS											
FUNCTION	LT	Rei	D	С					•		•	•	•	•	
0	-	-	ι		·	-	н	02	ON	ON	ON	ON	ON	OFF	
3	H	×	L	i.	L	-	∺	OFF	ON	ON	OFF	Off	OFF	OFF	
2	Η.	K.	L	Ł	H	ι	⊷	ON ON		ON OFF		ON	OFF	ON	
3		×		5	_	=	<u> </u>	ON ON		ON	ON	OFF	QF F	QN	
4	-),	·	H	L	L	1	OFF	OFF ON		OFF	OFF	O٨	2	
5	H	ĸ	L	н	L	H	H	0.	OFF ON		ON	OFF	ON	ON	
6	-	×	L	-		L	-	ON	OFF	ON	ON	ON	ON	04	
,	H	×	L	H	H	H	H -	ON	DN	ON	OFF	OFF	OFF	OFF	
8	H	X	T	┰	て	- 1	-	07	ON	ON	ON	ON	ON	ON	٠,
	н.	x '	H	L	L	H	μ	ON	ON	ON	ON	OFF	ON	ON	
10	H	x I	-	L	-	L) ∺	OFF	OFF	OFF	ON	ON	OFF	ON	i i
11	H	x	H	· ·	H	н	⊨	OF #	OFF	ON	ON	OFF	OFF	ON	
12	=	×	-		-	ı	н	OFF	ON	OFF	OFF	OFF	ON	ON	1
13	H	×	н	-	L	-	H H	0.	OFF	OFF	ON	OFF	ON	ON	1
14	H	×	H .	H	H	L	-	OFF	OFF	OFF	ON	ON	ON	ON	
15	H	X	_=	н	-	H	-	OFF	OFF	OF F	OFF	OFF	OFF	OFF	
81	×	1	×	х	x	X	L.	OFF	OFF	OFF	OFF	OFF	OFF	OFF	3
R#I	H	L	۱ ا	L	L	L	L	OFF	OFF	OFF	OFF	OFF	OFF	OFF	3
LT	l L	l x	l x	×	x			ON	lon	ON	ON	ON	O.	ON	4

H = high level, L = low level, X = Irrelevent

NOTES: 1. The blanking input (81) must be open or held at a high logic level when output functions 0 through 15 are desired. The ripple-blanking input (RBI) must be open or high if blanking of a decimal zero is not desired.

- 2. When a low logic level is applied directly to the blanking input (81), all segment outputs are off regardless of the level of any other input.
- When ripple-blanking input (RBI) and inputs A, B, C, and D are at a low level with the lamp test input high, all segment outputs
 go off and the ripple-blanking output (RBO) goes to a low level (response condition).
- When the blanking input/ripple blanking output (81/RBO) is open or held high and a low is applied to the lamp-test input, all segment outputs are on.

[†]BI/RBO is wire-AND logic serving as blanking input (BI) and/or ripple-blanking output (RBO).

TYPES SN54LS447, SN74LS447 BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)														7 V
input voltage														7 V
Peak output current (t _w ≤ 1 ms, duty cycle ≤ 10%)												200	mΑ
Current forced into any output in the off state													. 17	mΑ
Operating free-air temperature range: SN54LS447											-5	5°C	to 125	5°C
SN74LS447												o°	C to 70	0°C
Storage temperature range											-6	5°C	to 150	0°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		Sf	SNB4LS447 SN74LS447			UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	וואטן
Supply voltage, V _{CC}		4.5	6	5.5	4.75	5	5.25	V
Off-state output voltage, VO(off)	a thru g	1		7			7	V
On-state output current, IO(on)	a thru g	i i		12			24	mΑ
High-level output current, IOH	81/980			-50			-50	μĀ
Low-level output current, IOL	BI/RBO	1		1.6			3.2	mΑ
Operating free-sir temperature, TA	· -	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				SN54L6447			SN74L8447				
PARAMETER			TEST CONDITIONS		MIN TYPE		MAX	MIN	TYP	MAX	דואט
VIH	High-level input voltage	-		-	2			2			V
VIL	Low-level input voltage						0.7			0.8	V
VIK	Input clamp voltage	-	VCC - MIN.	I _I = -18 mA			-1.5			-1.5	V
VOH	High-level output voltage	BI/RBO	V _{CC} = MIN, V _{IL} = V _{IL} max,	V _{IH} = 2 V, I _{OH} = -50 µA	2.4	4.2		2.4	4.2		v
V	Low-level output voltage		V _{CC} = MIN, V _{IH} = 2 V,	IOL = 1.6 mA		0.25	0.4		0.25	0.4	V
VOL	Com-level octbut voitage	6171180	VIL = VIL max	IOL = 32 mA					0.35	0.5	
10(011)	Off-state output current	a thru g	V _{CC} = MAX, V _{IL} = V _{IL} max,	VIH * 2 V. VO(off) * 7 V			250			250	μΑ
Va	On-state output voltage	age a thru g	V _{CC} = MAX, V _{IH} = 2 V,	10(on) = 12 mA		0.25	0.4		0.25	0.4	V
VOtoni			VIL - VIL max	1 _{O(on)} = 24 mA					0.35	0.5	
lj .	Input current at maximur	n input voltage	VCC - MAX,	V ₁ - 7 V			0.1			0.1	πА
ΤΗ	High-level input current		VCC - MAX.	V ₁ = 2.7 V			20			20	μА
կլ	Low-level input current	Any input	VCC - MAX.	V ₁ = 0.4 V			-0.4			-0.4	mA
-		BI/RBO	1				-1.2			-1.2	1
los	Short-circuit output current	BI/RBO	VCC - MAX		-0.3		-2	-0.3		-2	mA
¹cc	Supply current	_	VCC = MAX,	See Note 2		7	13		7	13	mA

¹ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $^{\pm}$ All typical values are at V_{CC} = 8 V, T_A = 28 °C. NOTE 2: I_{CC} is measured with all outputs open and all inputs at 4.5 V.

switching characteristics, VCC = 5 V, TA = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
toff	Turn-off time from A Input				100	ns.
ton	Turn-on time from A input	CL = 15 pF, RL = 865 f1,			100	L.'''_
toff	Turn-off time from RBI input	See Note 4			100	na .
lon	Turn-on time from RBI input				100	

NOTE 4 Load circuit and voltage waveforms are shown on page 3-11 of The TTL Data Book for Design Engineers, Second Edition. LCC4112, toff corresponds to tplH and ton corresponds to tpHL.

TO BE ANNOUNCED

TYPES SN54LS640, SN54LS641, SN54LS642, SN54LS645 SN74LS640, SN74LS641, SN74LS642, SN74LS645 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

NOVEMBER 1977

- Bi-directional Bus Transceivers in High-Density 20-Pin Packages
- P-N-P Inputs Reduce D-C Loading on Bus Lines
- Hysteresis at Bus Inputs Improves Noise Margins
- Choice of True or Inverting Logic
- Choice of 3-State or Open-Collector Outputs

TYPE	LOGIC	OUTPUT
'LS640	Inverting	3-State
'LS641	True	Open-Collector
'LS642	Inverting	Open-Collector
'LS645	True	3-State

description

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control function implementation minimizes external timing requirements.


The device allows data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction control (DIR) input. The enable input (\overline{G}) can be used to disable the device so that the buses are effectively isolated.

FUNCTION TABLE


ENABLE	DIRECTION	OPERA	ATION
G	DIR	'LS640, 'LS642	'LS641, 'LS645
L	L	B data to A bus	B data to A bus
L	н	A data to B bus	A data to B bus
н	×	Isolation	Isolation


H = high level, L = low level, X = irrelevant

SN54LS640, SN54LS642...JPACKAGE SN74LS640, SN74LS642...JOR N PACKAGE (TOP VIEW)



SN54LS641, SN54LS645...J PACKAGE SN74LS641, SN74LS645...J OR N PACKAGE (TOP VIEW)





TTL MSI

TYPES SN54LS668, SN54LS669, SN74LS668, SN74LS669 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS

BULLETIN NO. DL S 12517, APRIL 1977- REVISED NOVEMBER 1977


SERIES SN54LS' . . . J OR W PACKAGE SERIES SN74LS' . . . J OR N PACKAGE

'LS668... SYNCHRONOUS UP/DOWN DECADE COUNTERS 'LS669... SYNCHRONOUS UP/DOWN BINARY COUNTERS

Programmable Look-Ahead Up/Down Binary/Decade Counters

- Fully Synchronous Operation for Counting and Programming
- Internal Look-Ahead for Fast Counting
- Carry Output for n-Bit Cascading
- Fully Independent Clock Circuit
- Buffered Outputs

		TYPICAL	
TYPE	COUNTING	COUNTING	1
	UP	NG COUNTING DISSIPA	DISSIPATION
'LS 668, 'LS 669	35 MHz	35 MHz	100 mW



description

These synchronous presettable counters feature an internal carry look ahead for cascading in high-speed counting applications. The "LS668 are decade counters and the "LS669 are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation helps eliminate the output counting spikes that are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four master slave flip flops on the riving (positive-going) edge of the clock waveform.


These counters are fully programmable, that is, the outputs may each be preset to either level. The load input circuitry allows loading with the carry-enable output of cascaded counters. As loading is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the data inputs after the next clock pulse.

The carry look-ahead circuitry provides for cascading counters for nibit synchronous applications without additional gating. Instrumental in accomplishing this function are two countenable inputs and a carry output. Both count enable inputs (P and T) must be low to count. The direction of the count is determined by the level of the up/down input. When the input is high, the counter counts up, when low, it counts down. Input T is fed forward to enable the carry output. The carry output thus enabled will produce a low level output pulse with a duration approximately equal to the high portion of the QA output when counting down. This low-level overflow carry pulse can be used to enable successive cascaded stages. Transitions at the enable P or T inputs are allowed regardless of the level of the clock input. All inputs are diode-clamped to minimize transmission-line effects, thereby simplifying system design.

These counters feature a fully independent clock circuit. Changes at control inputs (enable \overline{T} , load, up/down) that will modify the operating mode have no effect until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the stable setup and hold times.

The 'LS668 and 'LS669 are completely new designs. Compared to the original 'LS168 and 'LS169, they feature 0-nanosecond minimum hold time, reduced input currents $I_{\mbox{\scriptsize IH}}$ and $I_{\mbox{\scriptsize IL}}$, and all buffered outputs.

TYPES SN54LS668, SN54LS669, SN74LS669 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS




'LS668 DECADE COUNTERS

typical load, count, and inhibit sequences

Illustrated below is the following sequence:

- 1. Load (preset) to BCD seven
- 2. Count up to eight, nine (maximum), zero, one, and two
- 3. Inhibit
- 4. Count down to one, zero (minimum), nine, eight, and seven




'LS669 BINARY COUNTERS

typical load, count, and inhibit sequences


Illustrated below is the following sequence:


- 1. Load (preset) to binary thirteen
- 2. Count up to fourteen, lifteen (maximum), zero, one, and two
- 3. Inhibit
- 4. Count down to one, zero (minimum), fifteen, fourteen, and thirteen



TYPES SN54LS668, SN54LS669, SN74LS668, SN74LS669 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS

schematics of inputs and outputs





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)		7 V
Input voltage		7 V
Operating free-air temperature range:	SN54LS668, SN54LS669	-55°C to 125°C
•	SN74LS668, SN74LS669	. 0°C to 70°C
Storage temperature range		−65°C to 150°C

NOTE 1. Voltage values are with respect to network ground terminal

recommended operating conditions

			154LS6 154LS6		SN74LS 668 SN74LS 669					UNIT
		MIN NOM MAX MIN NOM M	MAX	ł						
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	v		
High-level output current, IOH				-400			-400	μA		
Low-level output current, IOL				4			В	mА		
Clock frequency, fctock				25	0		25	MHz		
Width of clock pulse, twiclock) thigh or lo	w) (see Figure 1)	25	-		25			ns		
	Data inputs A, B, C, D	20			20					
Setup time, tsu (see Figure 1)	Enable P or T	20			20			l		
Serup time, 140 (see rigure 17	Load	25			25			ns.		
	Up/Down	30			30			1		
Hold time at any input with respect to clock, th (see Figure 1)		0			0			ns.		
Operating free-air temperature, TA	-	-55		125	0		70	°c		

TYPES SN54LS668, SN54LS669, SN74LS668, SN74LS669 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDITIONS [†]		SN54LS668 SN54LS869			12 12	68 69	UNIT	
				MIN	TYPI	MAX	MIN	TYP	MAX		
VIH	High-level input voltage				2			2			V
VIL	Low-level input voltage						0.7			0.0	V
VIK	Input clamp voltage		VCC - MIN,	I _I = -18 mA			-1.5		-	-1.5	V
νон	High-level output voltage		V _{CC} * MIN, V _{IL} = V _{IL} max,	V _{IH} = 2 V. I _{OH} = -400 _P A	2.5	3.4		2.7	3.4	-	٧
	Low-level output voltage		V _{CC} = MIN, V _{IH} = 2 V,	IOL = 4 mA		0.25	0.4		0.25	0.4	V
*OL			VIH - 2 V.	IOL = 8 mA					0.35	0.5] _
	Input current	A, B, C, D, P, U/D					0.1			0.1]
կ	at maximum	Clock, T	VCC - MAX. VI - 7 V	V1 - 7 V			0.1			0.1	mA
	input voltage	Load	1				0.2			0,2	1
	Historia.	A, B, C, D, P, U/D					20			20	
чн	High-level	Clock, T	VCC - MAX,	V1 - 27 V			20			20	μA
	input current	Load	1				40			40	1
	Low-level	A, B, C, D, P, U/D					-0.4			-0.4	
III.		Clock, T	VCC . MAX.	V1 - 0.4 V			-0.4			-0,4	mA
L	input current	Load]				-0.8			-0.8	
los	Short-circuit output au	rrent§	VCC = MAX		-20		-100	-20		-100	mA
TCC	Supply current		VCC * MAX.	See Note 2		20	34		20	34	mA.

^{*} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions

switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER !	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
r _{me} .				25	32		MH2
1PLH	Clock	Ripple	Ì		26	40	T
1PHL	CIOCA	Carry	C 15 - 5		40	60	71
1PLH	Clock	Any	CL = 15 pF, RL = 2 kΩ,		18	27	T
tPHL .	CIOLX	a	See Figures 2 and 3		18	27	78
¹PLH	Enable T	Ripple	Ser Figures 2 and 3		11	17	T
tPHL .	Chapte 1	cerry			29	45	\ ns
1PLHO	Up/Down	Ripple	Ripple		22	35	T
tPHL ⁰	Oprodwn	Carry			26	40	^*

[¶]fmax = Maximum clock frequency

All typical values are at VCC = 5 V, TA = 26°C

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.


NOTE 2: ICC is measured after applying a momentary 4.5 V, then ground, to the clock input with all other inputs grounded and the outputs

TPLIS = propagation dailay time, low-to-high-level output.

TPHL = propagation dailay time, high-to-low-level output.

Propagation delay time from up/down to ripple carry must be measured with the counter at either a minimum or a maximum count. As the logic level of the sup/down input is changed, the ripple carry output will follow, if the count is minimum (0), the ripple carry output transition will be in phase. If the count is maximum (9 for "LSSSS or 15 for "LSSSS"), the ripple carry output will be a out of phase.


TYPES SN54LS868, SN54LS869, SN74LS868, SN74LS869 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS



NOTES: A The input pulses are supplied by a generator having the following characteristics: PRR < 1 MHz, duty cycle < 50%, Z_{OUT} ≈ 50 (1), t₁ < 18 ns, t₂ < 6 ns,

B. Vref - 1.3 V.

PIGURE 1-PULSE WIDTHS, SETUP TIMES, HOLD TIMES



- NOTES: A. The Input pulse is supplied by a generator having the following characteristics: PRR < 1 MHz, duty cycle < 80%, Z_{OU1} ≈ 80 Ω; t₁ < 15 ns, t₂ < 6 ns,
 - tp_M and tp_M from enable T input to ripple carry output assume that the counter is at the maximum count (Q_A and Q_D high for 'L3688, all Q outputs high for 'L3669).


C. V. . - 1.3 V.

D. Propagation datay time from up/down to rippie carry must be measured with the counter at either a minimum or a maximum count. As the logic level of the up/down input is changed, the rippie carry output will follow. If the count is minimum (0) the rippie carry output transition will be in phase. If the count is maximum (9 for "LS688, or 15 for "LS689) the rippie carry output will be out of phase.

FIGURE 2-PROPAGATION DELAY TIMES TO CARRY OUTPUT

TYPES SN54LS668, SN54LS669, SN74LS669 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS

PARAMETER MEASUREMENT INFORMATION



UP:COUNT VOLTAGE WAVEFORMS

- NOTES: A. The input pulses are supplied by a generator having the following characteristics: PRR \leq 1 MHz, duty cycle < 50%, $Z_{out} \approx$ 50 Ω_c t_z < 15 ns, t_f < 6 ns, Vary PRR to measure I_{max} .
 - B. Outputs Op and carry are tested at 1_{n+10} for the "LS658, and at t_{n+10} for the "LS669, where t_n is the bit-time when all outputs are low.
 - C. V_{re1} 1.3 V.

FIGURE 3-PROPAGATION DELAY TIMES FROM CLOCK

TO BE ANNOUNCED

TYPES SN54LS673, SN54LS674, SN74LS673, SN74LS674 16-BIT SHIFT REGISTERS

NOVEMBER 1977

'LS673

- 16-Bit Serial-In, Serial-Out Shift Register with 16-Bit Parallel-Out Storage Register
- Performs Serial-to-Parallel Conversion

'LS674


- 16-Bit Parallel-In, Serial-Out Shift Register
- Performs Parallel-to-Serial Conversion

description

SN54LS673, SN74LS673


The 'LS673 is a 16-bit shift register and a 16-bit storage register in a single 24-pin package. A threstate input/output (I/O) port to the shift register allows serial entry and/or reading of data. The storage register is connected in a parallel data loop with the shift register and may be asynchronously cleared by taking the clear input low. The storage register may be parallel loaded with shift-register data to provide shift-register status via the parallel outputs. The shift register can be parallel loaded with the storage-register data upon command.

A high logic level at the chip select (CS) input disables both the shift-register clock and the storage-register clock and places the data I/O in the high-impedance state. The storage-clear function is not disabled by the chip select.



SN54LS873...JORWPACKAGE

SN54LS674...JOR W PACKAGE SN74LS674...JOR N PACKAGE (TOP VIEW)



NC-No internal connection

Caution must be exercised to prevent false clocking of either the shift register or the storage register via the chip select, input. The shift clock should be low during the low-to-high transition of chip select and the storage clock should be low during the high-to-low transition of chip select.

SN54LS674, SN74LS674

The 'LS674 is a 16-bit parallel-in, serial-out shift register. A three-state input/output (I/O) port provides access for entering serial data or reading the shift-register word in a recirculating loop.

The device has four basic modes of operation:


- 1) Hold (do nothing)
- 2) Write (serially via input/output)
- 3) Read (serially)
- 4) Load (parallel via data inputs)

Low-to-high-level changes at the chip select input should be made only when the clock input is low to prevent false clocking.


TYPES SN54LS673, SN54LS674, SN74LS673, SN74LS674 16-BIT SHIFT REGISTERS

functional block diagrams

SN54LS673, SN74LS673



SN54LS674, SN74LS674



^{*}When PE is low, data is synchronously parallel loaded into the shift registers from the 16 P inputs and no shifting takes place.

TYPES SN54LS673, SN54LS674, SN74LS673, SN74LS674 16-BIT SHIFT REGISTERS

'LS673 FUNCTION TABLE


	INPUTS					
CHIP	SHI	FT REG	STO	RAGE	1/0	OPERATION
SELECT	ЯÑ	CLOCK	CLEAR	CLOCK	PORT	l
×	L	×	L	х	Z	L input to ST CLR clears
н	x	×	ι	×	z	Storage registers; I/O depends
L	н	×	L L	×	Q15	on CS and R/W.
н	×	×	х	х	Z	No shifting or loading
L	L	:	×	х	Z	Shift and write (load)
L	н	1	×	L	Q14n	Shift and read
L	н	1	L	H	L	Reload shift register from
L	н	1	н	н	Y15n	storage, no shifting
L	L	×	н	•	Z	Load storage from shift register

'LS674 FUNCTION TABLE

		INPUTS		1/0	0050471011
S	RÆ	MODE	CLOCK	PORT	OPERATION
н	×	×	х	Z	Do nathing
L	L	×	:	z	Shift and write (serial load)
L	н	L	1	Q14n	Shift and read
L	н	н	1	P15	Parallel load

- H high level (steady state)
- L. low level (steady state)
- 1 " transition from low to high level
- 1 = transition from high to low level
- X + irrelevant (any input including transitions)
- Z = high impedance, I/O in input mode
- Q14n = content of 14th bit of the shift register before the most recent ‡ transition of the clock
- Q15 present content of 15th bit of the shift register
- Y 15n = content of the 15th bit of the storage register before the most recent 4 transition of the clock.
- P15 level of input P15

schematics of inputs and outputs



TYPES SN54LS681, SN74LS681 4-BIT PARALLEL BINARY ACCUMULATORS


NOVEMBER 1977

SN54LS681...JPACKAGE SN74LS681...JOR N PACKAGE (TOP VIEW)

- Full 4-Bit Binary Accumulator in a Single 20-Pin Package
- Contains Two Synchronous Registers: Word A

Word B Shift/Accumulator

- 16 Arithmetic Operations Including B Minus A and A Minus B
- 16 Logic-Mode Operations
- Expandable to Handle N-Bit Words with Full Carry Look-Ahead
- Bus Driving I/O Ports



description

These low-power Schottky IC's integrate a high-speed arithmetic logic unit (ALU) complete with word A and word B registers on a single chip. The ALU performs 16 arithmetic and 16 logic functions (see Tables 1 and 2). Full carry look-ahead is provided for fast carry of four-bit words. The carry input (C_n) and propagate and generate outputs (P and G) are provided for direct use with SN54S182/SN74S182 carry look-ahead generators for optimum performance with longer words.


The A and B registers are controlled by three inputs (RSO, RS1, and RS2). These pins define eight distinct register modes (see Table 3). The A register is a simple storage register while the B register is a combination storage/shift/accumulator register. The contents of the A and B registers provide the A and B words for the ALU.

Four I/O ports (I/O 0 thru I/O 3) are provided for parallel loading of word A and/or word B into their respective registers. These same ports also serve as bus driving outputs for the ALU/accumulator results (F_i). Two additional I/O ports (RI/LO and LI/RO) are provided to allow expansion of the accumulator for words greater than four bits in length.


The A or B register can be parallel loaded from the four I/O ports. The B register can also be parallel loaded from the ALU as an accumulator register and in addition, the B register can be serially loaded from either the RI/LO or the LI/RO ports.

The SN54LS681 will be characterized for operation over the full military temperature range from -55° C to 125 $^{\circ}$ C. The SN74LS681 will be characterized for operation from 0° C to 70° C.

functional block diagram



schematics of inputs and outputs



FUNCTION TABLES

TABLE 1 - ARITHMETIC FUNCTIONS

Mode Control (M) = Low

ACTIVE-HIGH DATA ALII SELECTION C. - H ASZ AS1 ASO (with carry) (no carry) FI-L F| - H F - B MINUS A F - B MINUS A MINUS 1 L н F - A MINUS B F - A MINUS B MINUS 1 н F - A PLUS B PLUS 1 F - A PLUS B F - B PLUS 1 н Fi - Bi F - B PLUS 1 F; - B; н L н F = A PLUS 1 F . A н н L F - A PLUS 1 F - A н н

TABLE 2 - LOGIC FUNCTIONS

Mode Control (M) = High

\Box	ALU		ACTIVE-HIGH DATA					
SE	LECTI	ON	C _n = H	Cn - L				
AS2	AS1	ASO	(with carry)	(no sarry)				
L	L	۲	F0 = H, F1 = F2 = F3 = L	Fj = L				
L	L	н	Fj = Aj ③ BjPLUS 1	Fj - Aj ⊕ Bj				
L	н	L	Fj - Aj @ Bj PLUS 1	Fj - Aj (B)				
L	н	н	F _l = L	Fj - H				
н	L	L	F; - A;B; PLUS 1	Fj = AjBj				
Н	L	н	Fj - Aj - Bj PLUS 1	Fi - Ai + Bi				
н	н	L,	Fi - AB PLUS 1	Fj - AjBj				
н	н	н	F; - A; + B; PLUS 1	F - A; + B				

TABLE 3 ~ REGISTER FUNCTIONS

		INPU	TE BE	PORE L	. TO H	CLOC	C TRA	MEITIC	N				_	DUTPU	S AFT	ERLT	O H CL	OCK 1	PANSI	rion			_
FUNCTION		GIST	-			DATA	NPUT	B			A REG	IETER				HIPT R	EGIST	ER			AL	.u	
	RS2	RS 1	R 50	LI/AO	1/0 3	1/0 \$	1/0 1	1/0 0	RI/LO	<u> </u>	QAZ	QAI	GAD	LI/RO	083	082	Q#1	080	A1/LO	F3	P2	PI	PO
ACCUM	L	L	L	Z	F3	F2	Fi	F 0	z	QA30	QA20	GAIO	QAQ	Z	FJa	F2n	FIn	FOn	Z	F3	F2	F1	FO
LOAD B	L	L	н	7	ы	p5	ы	ы	Z	QA30	QAZ ₀	QA10	QAO	2	ь3	b?	ь1	ь0	_Z	Z	Z	Z	2
LEFT														1									
SHIFT	ι	н	L	- 6	F3	F2	F1	FD	QB0	QA30	QA20	QA10	QA00	h i	D.	QB3 _n	082,	081,	0814	FO	F 2	F١	FO
LOGICAL	l			1						-				i						ľ			
LEFT				$\overline{}$						Ì				î						t T			$\overline{}$
SHIFT	l L	н	×	- In	F3	F2	F1	FO	QBO	CAIO	Q420	QAIO	QA00	1.	083,	46	082,	Q81,	081,	FJ	F 2	F١	fo
ARITH	l									1		_	_							ı			
RIGHT	-									<u> </u>										${}$			
SHIFT	Η.	L	L	083	FO	F2	F١	FD	**	CAJO	QA20	QA10	OAGO	082,	082,	GB1	OBO,	"	n	F3	F 2	F١	FO
LOGICAL										1				1						l			
RIGHT										t –										Т			$\overline{}$
SHIFT	н	L	н	Q82	F3	F 2	F١	FO	•,	CA30	QA20	GA10	QA00	081,	083,	081,	080,	*1	41	r)	F2	۴١	FO
ARITH	1													l						1			
HOLD	н	-	L	z	F3	F2	۴١	FO	Z	OAJ _O	QA20	QA10	QAQ ₀	Z	0830	0870	0810	0800	Z	F30	F20	P10	700
LOAD A	н	*	н	Z	- 63	•2	a1	•0	- 2	13	•2	91	*0	7	OBJD	0870	0810	0800	2	Z	Z	Z	7

H = high level (steady state)

QAO₀, ...QB3₀ = the level of QAO thru QB3 before the most recent 1 transition of the clock

ri, i) = the level of steady-state conditions at RI/LO or LI/RO, respectively

L = low level (steady state)

^{2 =} high impedence (output off)

a0 , , , a3, b0 , , , b3 = the level of steady - state condition at I/O 0 thru I/O 3, respectively and Intended as A or B Input data


FO ... F3 - Internal ALU results

QAO₀ QBO₀ . FO₀ . . . FO₀ = the level of QAO thru QB3 and FO thru F3, respectively, before the indicated steady-state input conditions were

TYPES SN54LS690 THRU SN54LS693, SN74LS690 THRU SN74LS693 TO BE SYNCHRONOUS COUNTERS/REGISTERS ANNOUNCED WITH MULTIPLEXED 3-STATE OUTPUTS

- Replaces One SN54LS180/SN74LS160, 'LS161, 'LS162, or 'LS163, One 'LS175, and One 'LS257A in Some Applications
- Synchronously Presettable
- 3-State Outputs Drive Bus Lines Directly
- 'LS690 . . . Decade Counter, Direct Clear
- 'LS691 . . . Binary Counter, Direct Clear
- 'LS692... Decade Counter, Synchronous Clear
- 'LS693... Binary Counter, Synchronous Clear

SN54L5890 THRU 8N54L8693 J PACKAGE SN74L5890 THRU SN74L8893 J OR N PACKAGE (TOP VIEW)




description

These low-power Schottky LSI devices incorporate synchronous counters, four-bit D-type registers, and quadruple two-line to one-line multiplexers with three-state outputs in a single 20-pin package. The counters can be preset via the data inputs and have enable P and enable T inputs and a ripple-carry output for easy expansion.

The register/counter input, R/\overline{C} , selects the counter or register data for the four three-state outputs, O_A , O_B , O_C , and O_D . These outputs are rated at 12 millamperes and 24 millamperes for good bus-driving performance.

Individual clock and clear inputs are provided for both the counter and the latch. Both clock inputs are positive-edge triggered.

functional block diagram




1177

TYPES SN54LS696 THRU SN54LS699, SN74LS696 THRU SN74LS699 TO BE SYNCHRONOUS UP/DOWN COUNTERS/REGISTERS ANNOUNCED WITH MULTIPLEXED 3-STATE OUTPUTS

- Replaces One SN54LS168A/SN74LS168A or 'LS169A, One 'LS175, and One 'LS257A in Some Applications
- Synchronously Presettable
- 3-State Outputs Drive Bus Lines Directly
- 'LS696 . . . Decade Counter, Direct Clear
- 'LS697 . . . Binary Counter, Direct Clear
- 'LS698 . . . Decade Counter, Synchronous Clear
- 'LS699 . . . Binary Counter, Synchronous Clear

SN54LS696 THRU SN54LS699 J PACKAGE SN74LS696 THRU SN74LS699 J OR N PACKAGE (TOP VIEW)

NOVEMBER 1977



description


These low-power Schottky LSI devices incorporate synchronous up/down counters, four-bit D-type registers, and quadruple two-line to one-line multiplexers with three-state outputs in a single 20-pin package. The counters can be preset via the data inputs and have enable \overline{P} and enable \overline{T} inputs and a ripple-carry output for easy expansion.

When the up/down input, U/\overline{D} , is high, the counter counts up; when low, it counts down.

The register/counter input, R/\bar{C} , selects the counter or register data for the four three-state outputs, Q_A , Q_B , Q_C , and Q_D . These outputs are rated at 12 milliamperes and 24 milliamperes for good bus-driving performance.

Individual positive-edge-triggered clocks are provided for both the up/down counter and the latch. The counter is also equipped with an active-low clear pin.

functional block diagram



1177

Revisions to The TTL Data Book for Design Engineers, Second Edition

This section contains new information and corrections for device specifications in the "Data Book" divided into two parts as shown below.

Revisions to the First Printing	pag	res 4	4 thru 55
Provides new data and changes for the first printing only. These changes have been included in the second printing.			
Revisions to the First and Second Printings			page 56

The reader should check the Important Notices on the back of the title page to determine the status of his data book. Second printing copies are identified by the statement "Second printing" below the copyright notice. All others are first printing.

PAGE	LOCATION			CHANGE		
1-3	Alphanumeric Index	Several types have upd	lated specifica	tions. Add suffi	x A to the type numbers listed be	alow.
thru 1-8		'LS7:	3	'LS113	'L\$3 6 5	
		'L\$70	6	'LS114	'LS366	
		'LS7	8	'LS125	'LS367	
		'LS10	07	'LS126	'LS368	
		'LS1'	12			
		2. Add at the end of the	index:			
		TIMS	9908	7-448	7-448	
1-9 thru	Functional Index	Add suffix A to type r	numbers listed	above. For pos	sible changes in selection data, se	
1-28 and	and Selection Guide	individual data sheet n	evisions.			
partially	1	2. Remove * (indicating)	new products)	from type num	bers listed below. These are now	
repeated		standard devices. This	also applies to	data sheets.		
7-3 thru		'LS14	47	'LS245 [†]	SN74LS362 [†]	
7-14		'LS1	48	'LS275	'LS373	
		'LS16	83	'LS295B	'LS374	
		'S226	5	'LS348 [†]	'LS395A	
		[†] Appears twice in inde	ex.			
5-32	107	Delete "MASTER-SLAVE on page 5-22.	E" from title,	Add function to	ble for 'LS107A like that for 'LS	73A
5-45	168 and 170	Change SN74S168 (J, W)	to SN74S168	(J, N) and SN7	4170 (J, W) to SN74170 (J, N)	
5-50	192	Change SN74192 (J, N) s	econd line to	SN74L192 (J, N	1)	
5-55	241 243	Re-label pin 17 to be 2A4				
	243	Change 5N54243 (J, W) 5	SN /4243 (J, N		3 (J, W) SN74LS243 (J, N)	
5-58	266	Re-label pin assignment d	-			
			2Y	pin B 3A		
	1		2A	pin 9 3B		
		pin 8	28	pin 10 3Y		
5-62	287	Change from \$N745287 ((J, W) to \$N74	IS2B7 (J, N)		
	288	Change from SN745288 ((J, W) to SN74	I\$288 (J, N)		
	289	Change from SN74S289 ((J, W) to SN74	IS289 (J, N)		
5-64	299	1. Re-label pin 9 connect	tion "CLEAR	" two places.		
		2. Re-label pin 12 conne	ction "CLOC!	C" two places.		
6-25	Switching characteristics:	Change test condition fro	m R ₁ = 667 £	1 to R ₁ = 133 £	1	

PAGE	LOCATION: AFFECTED TYPES	CHANGE
6-33	'LS125, 'LS128	Add suffix A to type numbers two places.
	Recommended operating conditions: 'LS125A, 'LS126A	Change I _{OL} max limits:
	Electrical characteristics 'LS125A, 'LS126A	Change test condition for V _{OL} for Series 74LS from I _{OL} = 8 mA to I _{OL} = 12 mA.
6-34	'LS125, 'LS126	Add suffix A to type numbers three places each.
	Switching characteristics: 'LS125A, 'LS126A	1. Change SN54LS/74LS test conditions to be $C_L = 45 \text{ pF},$ $R_L = 667 \Omega$ $C_L = 5 \text{ pF},$ $R_L = 667 \Omega$ 2. Change note to read "= Load circuit and voltage waveforms are shown on pages 3-10
		and 3-11."
6-35	Schematic: 'LS125 Schematic: 'LS126	Add suffix A to type number and add "C INPUT" to unlabeled input at left. Add suffix A to type number and change "G INPUT" to "C INPUT."
6-36	'LS365, 'LS366 'LS367, 'LS368	Add suffix A to type numbers two places.
	Recommended operating conditions: 'LS365A thru 'LS368A	Change I OL maximum limits: from to SN54 FAMILY 8 mA 12 mA SN74 FAMILY 16 mA 24 mA
	Electrical characteristics: 'LS365A thru 'LS368A	Change V _{OL} test conditions to be: V _{CC} = MiN, I _{OL} = MAX V _{IL} = V _{IL} max I _{OL} = 12 mA
6-37	'LS365, 'LS366 'LS367, 'LS368	Add suffix A to type numbers.
	Schematics: '367A, '368A	$^{\dagger}R$ is 600 Ω for the control section associated with \overline{G} 1 and 900 Ω for the control section associated with \overline{G} 2.
	Switching characteristics: 'LS365A thru 'LS368A	Change SN54LS/74LS test conditions: CL = 45 pF, RL = 667 Ω CL = 5 pF, RL = 667 Ω
6-38	'LS365, 'LS366 'LS367, 'LS368	Add suffix A to type numbers.

PAGE	LOCATION: AFFECTED TYPES	CHANGE
6-40	Electrical characteristics: 123, 150, 153	Change I _X maximum limit for SN7423 from −3.5 mA to −3.8 mA. Change V _{OL} test conditions: from to (SN54'): R _{XX} = 138 Ω R _{XX} = Δ (SN74') R _{XX} = 130 Ω R _{XX} = Δ (SN74') R _{XX} = 130 Ω R _{XX} = Δ 3. Add note "A R _{XX} equals 114 Ω for SN5423, 138 Ω for SN5450 and SN5453, 105 Ω for SN7423, and 130 Ω for SN7450 and SN7453."
6-43	Electrical characteristics: SN7460	Change test condition for V _{XX(on)} from I _X = 3.5 mA to I _X = 3.8 mA.
6-56	'LS73, 'LS107, 'LS113 'LS76, 'LS112, 'LS78, 'LS114	Add suffix A to type numbers two places. Change I _{CC} maximum limit from 8 mA to 6 mA in first, third, and fourth columns only.
6-57	'LS73, 'LS76, 'LS78, 'LS107, 'LS112, 'LS113, 'LS114	1. Add suffix A to the type numbers in the switching characteristics table, the functional block diagram, and the block diagram caption. 2. Change switching characteristics: from to topul typical 11 ns 15 ns tend maximum 30 ns 20 ns 3. Change schematics as shown below. "LS73A, "LS76A, "LS78A, "LS112A, "LS113A, "LS114A EQUIVALENT OF EACH INPUT FACH INPUT IIL MAX Req NOM -0.4 mA 17 kg -0.8 mA 8.25 kg -1.6 mA 4.1 kg
6-61	Switching characteristics: 1279, 1LS279	1. Label existing limits column (or '279 2 Add new column shown:
6-69	Equivalent input: 'LS221	Delete "25 kΩ NOM" and replace with "R _{eq} ".

LOCATION: AFFECTED TYPES	CHANGE					
Recommended operating conditions: 'LS221	Change "Output duty cycle " maximum limits fo	Change "Output duty cycle" maximum limits for $R_{\frac{1}{4}}$ = 2 k Ω from 67% to 50%.				
Electrical characteristics: 'LS221	Change I _L maximum limit for Input B from -0.	4 mA to -0.8 mA.				
'LS241, 'S241	Relabel pin 17 "2A4" in pin assignment drawing.					
Electrical characteristics: 'LS240, 'LS241, 'LS244	1. Change V _{OH} test conditions to be: 2. Change I _{OS} minimum limit from -50 mA to	VCC = MIN, VIH = 2 V, VIL = VIL max, IOH = -3 mA VCC = MIN, VIH = 2 V, VIL = 0.5 V, IOH = MAX -40 mA two places.				
Electrical characteristics: SN74S240, SN74S241	Add a set of test conditions and limits for VOH	and label existing conditions as shown below. MIN TYP MAX MIN TYP MAX UNIT				
	SN74S' V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OH} = -1 mA	2.7				
	SN545' and V _{CC} = MIN, V _{IH} = 2 V, SN745' V _{IL} = 0.8 V, I _{OH} = -3 mA	2.4 3.4 V				
	SN54S' and V _{CC} = MIN, V _{IH} = 2 V, SN74S' V _{IL} = 0.5 V, 1 _{OH} = MAX	2 2				
Electrical characteristics: 'LS242, 'LS243	Change IOZH maximum limit from 20 µA to Add a set of test conditions and limits for i ₁ s					
	A or B V = 55 V I	0.1 0.1				
	GAB or GBA VCC = MAX V1 = 7 V	0.1 0.1 mA				
	3. Change IOS minimum ilmit from -50 mA to	-40 mA two places.				
Figure 10, Note B.	Delete the parenthetic statement regarding resist	or values and add the table below.				
Exheucenia Aaraa	RESISTANCE VALUE TAE	BLE				
	SN5423 114					
	\$N5450, \$N5453 138					
1	\$N7423 105 \$N7450, \$N7453 130					
	AFFECTED TYPES Recommended operating conditions: 'LS21' Electrical characteristics: 'LS241, 'S241 Electrical characteristics: 'LS240, 'LS241, 'LS241, 'LS244 Electrical characteristics: SN745240, SN74S241 Electrical characteristics: 'LS242, 'LS243	Recommended operating conditions: 'LS221 Electrical characteristics: 'LS241, 'S241 Electrical characteristics: 'LS240, 'LS241, 'LS244 Change I _{IL} maximum limit for Input B from -0. Electrical characteristics: 'LS240, 'LS241, 'LS244 Change I _{OS} minimum limit from -50 mA to Electrical characteristics: SN74S-V _{OL} = MIN, V _{IH} = 2V, SN74S-V _{IL} = 0.8 V, I _{OH} = -1 mA SN84S-and V _{CC} = MIN, V _{IH} = 2V, SN74S-V _{IL} = 0.8 V, I _{OH} = -1 mA SN84S-and V _{CC} = MIN, V _{IH} = 2V, SN74S-V _{IL} = 0.8 V, I _{OH} = -1 mA Electrical characteristics: 'LS242, 'LS243 Electrical characteristics: 'LS242, 'LS243 Electrical characteristics: 'LS242, 'LS243 Change I _{OS} minimum limit from 20 μA to 2. Add e set of test conditions and limits for i _I . A or B GAB or GBA V _{CC} = MAX V _I = 5.5 V V _I = 7 V Change I _{OS} minimum limit from -90 mA to RESISTANCE VALUE TAI SN8430, SN8433 SN8430, SN8433 SN8430, SN8433 SN8430, SN8453 SN8430, SN8453 SN8430, SN8453 SN8423 SN8450, SN8453 SN8423 SN8450, SN8453				

PAGE	LOCATION: AFFECTED TYPES		CHANGE			
7-74	'LS90, 'LS92, 'LS93	Delete Schottky diode in parallel with input transistor.	VCC T	R2 R3		-
			INPUT A B ("LS90, "LS92) B ("LS93)	Π1 10 kΩ 6.7 kΩ 15 kΩ	R2 10 kΩ 6.7 kΩ 15 kΩ	Η3 10 kΩ 5 kΩ 10 kΩ
7-78	Electrical characteristics: 'LS90, 'LS92	1. Change I _{IL} "output current" to "inp 2. Change note to be "f. O _A outputs ar				
7-79	Electrical characteristics.	Change I _{IL} "output current" to "input	current"			
7-100	Recommended operating conditions, 'LS96	Change "width of clock pulse, tw(clock))" minimum limit fron	n 35 ns to 20) ns.	
7-123	Description: 'LS124, 'S124	Delete the last sentence of the fourth participation not recommended."	eragraph under descrip	tion, "Simul	taneous	
7-155	Electrical characteristics: 'LS147, 'LS148	Change SN54LS', SN74LS' maximum V	OH limits to minimus	n limits.		
	Switching characteristics: 1LS147	Change 'LS147 limits column to be:		MIN TYP 12 12 12 21 15	MAX 18 18 33 23	
	Switching characteristics: 'LS148	Change 'LS148 fimits column to be:		MIN TYP 14 15 20 16 7 25 35 9 16 12 12 14 12 23	MAX 18 26 36 29 18 40 55 21 26 25 17 38 21 36	

PAGE	LOCATION: AFFECTED TYPES	CHANGE				
7-177	Electrical characteristics:	Change V _{IK} test conditions from I _I = ~12 mA to I _I = ~8 mA.				
7-179	Electrical characteristics '156	Change V _{IK} test conditions from I _I = -12 mA to I _I = -8 mA.				
7-181	Pin assignment drawing: 'LS158, 'S158	Add inversion indicator for output 4Y.				
7-187	Electrical characteristics: 'S157, 'S158	1. Change Note 2 to read "I _{CC} is measured with all outputs open". 2. Change I _{CC} test conditions and limits columns to be: MIN TYP MAX MIN TYP MAX UNIT V _{CC} MAX, All inputs at 4.5 V, See Note 2 V _{CC} MAX, A Inputs at 4.5 V, B, G, S Inputs at 0 V, See Note 2				
7-190	Description. 1160 thru 1163, 1LS160A thru 1LS163A, 1S162, 1S163	Change third and fourth sentences of second paragraph to read: "Low-to-high transitions at the load input of the "160 thru '163 should be avoided when the clock is low if the enable inputs are high at or before the transition. This restriction is not applicable to the 'LS160A thru 'LS163A or 'S162 or 'S163."				
7-200	Equivalent schematic of each input. 'S162, 'S163	Add a 20-ki1 resistor between V _{CC} and input for all inputs except clock and load. Clock and load inputs have no such resistor.				
7-219	Notes: '166	1. Change present Note 2 to Note 3. 2. Add new Note 2: An SN54168 in the W package operating at free-air temperatures above 113°C requires a heat sink that provides a thermal resistance from case to free air, R _{gCA} , of not more than 48°C/W.				
	Absolute maximum ratings: SNS4166	Add "(see Note 2)" to "Operating free-air temperature range: SN54166."				
	Recommended operating conditions: SN54166	Add "(see Note 2)" to "Operating free-sir tamperature range, TA."				
	Electrical characteristics: 166	1. Change I _{CC} test condition from "See Note 2" to "See Note 3." 2. Change I _{CC} values as shown: MIN TYP MAX MIN TYP MAX				

PAGE	LOCATION: AFFECTED TYPES	CHANGE					
7-220	Electrical characteristics: 1LS166	Change "Note 2" to "Note 3" for I _{CC} test conditions and in notes.					
7-227	Block Diagram: 'LS169A	Change the AND gate for Ripple Carry output, Pin 1	5, to a NAND gate.				
7-233	Equivalent schematic of each input: 'S168, 'S169	Add a 20-k Ω resistor between VCC and the Input for such resistor.	r Load input only, All other inputs have no				
7-286	Typical application data: 182, 'S182	Change " '181 or 'S182" to " '182 or 'S182".					
7-288	Electrical characteristics: 'H183	1. Add I _{CCH} maximum limit of 65 mA, 2. Change Note 4 " and all outputs at 4.5 V" to "	" and all inputs at 4.5 V".				
7.289	Note 4: 'LS183	Change Note 4 "and all outputs at 4.5 V." to ", .	, and all inputs at 4.5 V".				
	Switching characteristics: 'LS183	Change limits column to be:	MIN TYP MAX 9 15 20 33				
7-302	Recommended operating conditions: 'LS190, 'LS191	Change minimum limit for "Count enable time, tenat	ble" from 20 ns to 40 ns two places.				
7-306	Description: 192, 193, 1L192, 1L193, 1LS192, 1LS193	Change " count-down input" in the next-to-last lii	ne to " count-up input",				
7-313	Recommended operating conditions: 'LS192, 'LS193	Add parameter "Clear inactive-state setup time, t _{su} " and SN74LS",	with minimum limit of 40 ns for SN54LS'				
	Switching characteristics: 'LS142, 'LS143	Change limits column to be:	MIN TYP MAX 25 32 17 26 18 24 16 24 15 24 27 38 30 47 24 40 25 40 23 35				
7-332	Recommended operating conditions: '196, '197	Change "Pulse width, tw" Clock-1 input minimum II Clock-2 input minimum Ilmit from 30 ns to 20 ns tw					
7-334	Recommended operating conditions: 'LS198, 'LS197	Change "Count enable time, t _{enable} " minimum limit	t from 20 ns to 30 ns two places.				

PAGE	LOCATIONS AFFECTED TYPES	CHANGE										
7-343	Electrical characteristics: 198, 199	Change limits colu	mns for ICC to be:	[MIN	TYP 90	MAX A		YP 90	MAX UNIT		
7-346	Function tables:	Modify the first two lines to make the table read:										
	3213	BUS-MANAGEMENT FUNCTION TABLE										
			OPERATION	S2	S1	-	LATCH F			_		
		·	DRIVE BUS A	<u> </u>	ㅗ	-	Bus 8 D			⊣		
			DRIVE BUS B	H	L.		Bus A D			{		
			EXCHANGE	н	н	-	e Bus A			ota		
		ì	BUS A AND B	L	н	Hea	d Out St	ored Da	ta	_J		
	Absolute maximum	Change operating temperature specification to be:										
	ratings:	Operating free-air temperature range: SN54S226 (see Note 2) 2. Add "NOTE 2: An SN54S226 in the J package operating at temperatures above 113°C										
	SN54S226											
		requires a heat-sink that provides a thermal resistance from case to free air, $R_{\theta CA}$, of not more than 48° C/W."										
7-347	Recommended operating conditions: 'S226	1. Change minimum limit for "Data setup time, t _{au} " from 5: to 01 four places. 2. Change minimum limit for "Data hold time, t _i " from 5: to 30: four places. 3. Add (see Note 2) to "Operating free-air temperature, T _A ".										
	Electrical characteristics: 'S226	1. Change present Note 2 to Note 3 and add new Note 2 same as page 7-346. 2. Change I _{CC} test conditions from "See Note 2" to "See Note 3" and add a maximum Ilmit of 185 mA. 3. Change I _{IL} maximum limit from -300 µA to -380 µA.										
7-348	Switching characteristics:	Change table as she	own: TEST C	ONDI	TIONS	і м	IN TYP	MAX	UN	iΤ		
	'S226					$\neg \vdash$	20	30	T			
			ļ				15	30	ns.			
			ł				25	37	П	7		
		1										
		J	C _L = 50 p		- 280	Ω.	19	30				
			See Note 4		- 280	Ω. E		37	 	4		
					- 280	Ω.	19 25 19	37	ns	4		
					- 280	Ω.	19 25 19	37 30 20	 	4		
			See Note 4	· -			19 25 19 12	37 30 20 20	ns.	4		
			See Note 4	, A _L •			19 25 19 12 12	37 30 20 20	ns.	4		
			See Note 4	, A _L •			19 25 19 12	37 30 20 20	ns ns	4		
	Notes: '\$226	Change present No	See Note 4 CL = 5 pF See Note 4	, A _L •			19 25 19 12 12	37 30 20 20	ns ns	4		
	Notes: '\$226 Applications: '\$226	Change premnt No	See Note 4 CL = 5 pF, See Note 4	, A _L •			19 25 19 12 12	37 30 20 20	ns ns	4		

PAGE	LOCATION: AFFECTED TYPES	CHANGE									
7-349	Features: 'LS245	Typical Propagation Delay Times, Port-to-Port 8 ns									
7-350	Electrical characteristics:	Change limits columns for parameters shown. MIN TYP MAX MIN TYP MAX UNIT									
		10 10 10									
	1	I _{OZL} -200 -200									
		48 70 48 70									
		ICC 62 90 62 90 mA									
		64 95 64 95									
		2. Change 1; test conditions and limits as shown below.									
		$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$									
		DIR or G VCC - MAA V _I = 7 V 0.1 0.1 0.1									
	Switching characteristics:	Change limits column to be: MIN TYP MAX									
	'LS245	B 12									
		8 12									
	İ	27 40									
		25 40									
		15 25 15 25									
7-374	Electrical characteristics: 'LS257, 'LS258	Change I _{OZH} test condition from V _O = 2.4 V to V _O = 2.7 V									
	Switching characteristics: 'LS257, 'LS258	Change R _L = 667 kΩ to R _L = 667 Ω									
7-375	Electrical characteristics:	Add to VOH new test conditions and limits as shown.									
	'S257, 'S258	MIN TYP MAX MIN TYP MAX UNI									
		VCC = MIN, VIH = 2 V. SN745' 2.7 2.7 V									
		V _{IL} = 0.8 V, I _{OH} = -1 mA 3N743 2.7									
7-393	Switching characteristics:	Change test conditions and limits columns as shown.									
7-353	'LS275										
		MIN TYP MAX CL = 45 pF, RL = 667 Ω, 35 62									
		Any See Note 2 42 56									
		C _L = 45 pF, R _L = 667 Ω, B 23									
		Enable G Any See Note 2 13 23									
		Enable G Any C _L = 5 pF, R _L = 667 Ω, 10 15 See Note 2 10 15									
7-407	Electrical characteristics:	Change I _{CC} minimum value for SN54LS280 to a typical value (16 mA).									

PAGE	LOCATION: AFFECTED TYPES	CHANGE					
7-426	Electrical characteristics: '290, '293						
	Switching characteristics: '290						
7-428	Electrical characteristics: 'LS290, 'LS293	Change I _{IL} "Low-level output" to "Low-level input"					
7-430	Electrical characteristics:	MIN TYP MAX MIN TYP MAX UNIT 20 29 20 29 22 33 22 33					
7-431	Switching characteristics: 'LS2958	Change limits column to be: MIN TYP MAX 30 45					
7-440	Electrical characteristics: 'LS299	1. Change I ₁ as shown below. MIN TYP MAX MIN TYP MAX UNIT					
7-449	Electrical characteristics:	Add IOZ for AO, A1, and A2 outputs exactly like that for the 'LS353 on page 7-459.					
7.450	Switching characteristics: 'LSJ48 (TIM9908)	Change test conditions and limits column as shown below. TEST CONDITIONS					

PAGE	LOCATION: AFFECTED TYPES		CHAN	IGE				
7-453	Switching characteristics:	Add maximum values and change one t	typical v	alue as	shown	below		
	'351		MIN	TYP	MAX	UNIT	7	
				20	30		1	
				20	_30	ns.	j	
				10	22	ns		
				10	22	178		
				18	33	ne	1	
				20	33		4	
				8	20	ns		
			L	10	_20		ل	
7-463 7-474	Switching characteristics: 'LS362 (TIM9904) Electrical characteristics:	1. Change VCC1 to VCC and VCC2 to VDD. 2. Change minimum limits for tr(o) and tr(o) from 10 ns to 5 ns. Change ICC maximum limit for 'LS374 from 45 mA to 40 mA two places.						
	'L5374							
	Switching characteristics:	Change limits columns to be:		'LS37			'LS37	
	'LS373, 'LS374		MIN	TYP	MAX			MAX
						35	50	
				12	18			
			<u> </u>	12	18			
			L	20	30		15	28
			\vdash	18	30		19	28
			<u> </u>	15	28		20	28
			<u> </u>	25	36		21	28
		1	<u> </u>	12	20		12	20
				15	25	L	14	25
7-485	Functional block diagram: '5381	Add one input to the P gate and conne	ict 10 C _n	Input				
7-497	Electrical characteristics:	Change limits columns for ICC as show	vn.					
	'S395A		MIN	TVP	MAY	MIN	TVP	MAX
				22	34	 	22	34
		1	\vdash	21	31	<u> </u>	21	31
		<u> </u>	_			۰		
7-498	Switching characteristics: *LS395	Change limits column to be:				MIN	TYP	MAX
/						30	45	
						<u> </u>	22	35
							15	30
							20	30
	1						15	25
	1	1					17	25
	1						11	17
						-		_
						l	12	20

PAGE	LOCATION: AFFECTED TYPES	CHANGE						
7-510	Switching characteristics: SN74LS424 (TIMB224)	1. Change minimum limit for $t_{02L,01H}$ to be $\frac{2t_{c}}{9}$ = 30 ns. 2. Change minimum limit for $t_{02H,SSL}$ to be $\frac{6t_{c}}{9}$ = 50 ns.						
	Example: SN74LS424 (TIM8224)	1. Change minimum limit for t _{Q2L,Q1H} from 86 ns to 70 ns. 2. Change minimum limit for t _{Q2H,SSL} from 270 ns to 250 ns.						
7-513	Figure 6: SN74LS424 (TIM8224)	Add applications information shown below. CRYSTAL REQUIREMENTS						
		Frequency tolerance: :0.005% for 0°C to 70°C Resonance Mode: series, fundamental (use 3rd overtone mode with tank circuit Load capacitance: 20 pF to 35 pF						
		Equivalent resistance: $20~\Omega$ to $75~\Omega$ Minimum power dissipation: $4~\text{mW}$						
7-529	Switching characteristics: 'LS670	1. Change table as shown below for the bottom four parameters.						
		Change enable time and disable time symbols shown below for definitions.						
		from to 12H 1PZH 12L 1PZL 1HZ 1PHZ						
		tLZ tPLZ						

REVISIONS TO THE FIRST AND SECOND PRINTINGS

PAGE	LOCATION: AFFECTED TYPES	CHANGE							
7-153	Output schematic: 'LS147, 'LS148	Add a Schottky diode as shown.	TYPICAL OF ALL OUTPUTS 120 N NOM OUTPUT						
7-440	Electrical characteristics: 7LS299	1. Change V _{DH} minimum limit for SNS4LS299 for "Q _A " of 2. Change I _{CC} typical and maximum from 35 mA and 60 n							
	Switching characteristics: 'LS299	Change limits column to be:	MIN TYP MAX UNIT 35 50 MHZ 22 33 ns 26 39 ns 27 40 ns 17 25 26 39 ns 26 40 ns 13 21 ns 19 30 15 10 15 ns						
7-494	Electrical characteristics: 'LS390, 'LS393	1. Change I _{1H} maximum limit for Input A from 40 μA to 1 2. Change I _{1H} maximum limit for Input B from 80 μA to 2							
7-524	Electrical characteristics: 'LS490	 Change V_{IK} test condition from I_I = ~1 mA to I_I = ~18 mA. Change I_{IH} maximum limit for "Clock" from 40 μA to 100 μA. 							

TI worldwide sales offices

4717 University Drive, Suite 101 Huntsville, Alabama 35805 204-837-7530

P O. Box 35160 8102 N 73rd Ave , Suite A Phoenix, Arizona 85069 602 249:1313

3186J Airway Costa Meta, California 97626 714-540-7311

B31 S Douglas 51 El Segundo, California 90245 213 873 7571

7827 Convoy Ct., Suite 412 San Diego, California 92111 714-279-2622

P.O. Box 9064 776 Patemar Avenue nnyvale, Cal-tomia 94086 408-732-1840

9725 E. Hampden St., Suite 301 Denier, Colorado 80231 303 751-1780

CONNECTICUT

7405 Whitney Avenue Hamben, Connecticut 06518 703 731 0074

FLORIDA

4600 thest Commercial Blvd. Fort Leuterdale Fronda 33319 305 733 3300

1850 Let Road, Suite 115 Winter Park, Florida 32789 105 644-3535

515 W. Atgonouin Arlington Heightt, Illinois 60005 312 640-2000

2020 Inwood Drive F1 Wayne, Indiana 46805 219-424-5174

2346 S. Evinnuss Dr., Suite 101 Indianapolis, Indiana 46241 217-248-8555

MARYLAND

6024 Jamina Downs Humbia, Maryland 21045 301-997-4755

MASSACHUILETTS

504 Totten Pond Road Waltham, Man. 02154 817 890-7400

MICHIGAN

Central Park Plaza 26211 Central Park Blvd., Suite 215 Southfield, Michigan 48076 313-353-0830

A I C. Bidg , Suite 707 7615 Metro Blvd. Edina, Minn, 55435 617-835-2900

MISSOURI

8080 Ward Parking Kansa City, Missouri 64114 816-523-2500

NEW JERSEY

1245 Westfield Ave. Clark, New Jersey 07056 201-574-9800

MAN MEXICO

5907 Alco N E Surto E prous, New Merico 67110 505-288-8491

NEW YORK

8700 Old Collamer Rd. East Syracuse, New York 13057 315-463-9291

112 Narricoke Ave., P.O. Box 618 Endicott, New York 13750 607-754-3900

201 South Avenue Poughkeepse, New York 12501 914-473-2900

1210 Jefferson Rd. Rochester, New York 14623 716-461-1800

MORTH CAROLINA

I Woodfaven Green, Woodfaven Road Charlotte, North Carolina 28210 704-527-0930

OHIO

Belmont Bidg., Suite 120 28790 Chagiin Blvd Cleveland, Ohio 44122 216-464-2990

Samey Bidg , Suite 101 4140 Linden Avenue Devton, Ohio 45432 513-253-3121

OREGON

10700 S.W. Sepretion Hery. Built 11 Sepretion, Oregon 97006 503 643-6759

PERMEYLVANIA

275 Commerce Drive, Suita 300 Fort Washington, Pa. 19034 215-643-6450

TEXAS

6000 Denton Drine O. Box 5017, M/S 366 Dallas, Texas 75222 214:238-6805

8500 Commerce Park Dre Houston, Texas 77036 713-778 6511

VIRCINIA

Crystel Square 4 1745 Jefferson Davis Hwy., Suite 600 Artington, Virginia 22202 703-979-9850

3930 Beulan Pd Imond, Virginia 23234 804-275-8148

WASHINGTON

700 117th N E , Suite 10 Bellevue, Washington 98004 708 455-3480

Texas Instruments Argentina S.A.I.C.F.

Kin. 25, 5 fluta Panamerirana Don Torcuato C.C. Box 2296 - Corren Central Buerin Aires Argentina 748 1141

ASIA

Team Instruments Asia Ltd.

Acyama Tower Bidg 4:5-8-6F 24-15 Minami Acyama 2 Chome, Minato Kv, Trikyo, Jasan 107 03-402-6171

907, Asian House 1, Hennessy Road Hong Kong 5/2/9041

Room 507, Chia Hsin Bidg 96 Chung Shan North Road, Sec. 2 Taiper, Tainan

P.O. Box 2093 990 Bendemes: Rd Singapore 1, Republic of Singapore

AUSTRALIA

Texas Instruments Australia Ltd.

Unit 1A, 9 Byfield Street, P.O. Box 105 North Ryde, N.S.W. 2113 Sydney, Australia 887-1172

AUSTRIA

Texas Instruments Ges. M.B.H.

BELGIUM

Texas Instruments Bergium SA

Texas Instrumentos Electronicos do Brasil Lede

Flua Padra Pereira Andrade, 591 05469 Sao Paulo, 5P, Braul 260-6347 & 260-5710 CANADA

Treas instruments Incorporated

945 McCallery Street St. Laurent H4T1N3 Ouebec, Canada 514 341-3232

41 Shelley Road Richmond Hill (Toronto) LYC564 Ontario, Cenada 416 884 9181

DENMARK

Texas Instruments A/S

FINLAND

Texas Instruments Finland OY

Fremenkatu 6 PO Box 917 00101 Helpinki 10, Finland 40 83 00

EBANCE

Texas Instruments France

La Boursidere, Bioc A, R N. 186 97350 Le Plessis Robinson, France (11 630 23 43

31, Quai Rambaud 69002 Lyon, France 1781 37 35 85

9, Place de Bretange 35000 Rennes, France 1991 79 54 81 L'Auten 100, Alle de Barcelone 31500 Touloute, France (61) 21 30 32

1, Av. de la Chartreuse 38240 Meylan, France 1761 90 45 74

Texas Instruments Deutschland GmbH

Frankfurter Ring 243 8000 Munich 40, Germa 089/32 50 11-15

Cararettstrane 19 4300 Emen, Germany 0201/23 35 51

Akazemitrase 22:76 6230 Frankfurt-Greibeim, Germani 0611/39 90 61

Riethorst 4 3000 Hannover 51, Germany 0511/64 80 21 Krefelderstratse 11-15 7000 Stuttgart 50, Germany 0711/54 70 01

ITALY

Texas Instruments Italia SnA

Via Della Giustizia 9 20125 Milan, Italy 02 688 31 41

Via L. Maricinella 65 00199 Roma, Italy 06-83 77-45

Via Montebello 27 10124 Torino, Italy 011-83 22 76

MEXICO

Team Instruments de Mesco S.A.

Foniente 116 #489 Industrial Vallejo Mexico City, 15, D.F., Mexico 567-92-00

NETHERLANDS Texas Instruments Holland B.V.

Laan Van de Helende Meesters No. 421 Amstelveen, Holfand 47 3391

Team Instruments Norway A/S

PORTUGAL

Rua Eng. Frederico Ulrich 2650 Moreira Da Maia, Fortugal 948/1003

Texas Instruments Espana S A

Calle Mallorca 272-276 12 Barcelona 12, Soein 2 15 29 50

SWEDEN

Texas Instruments International Trade Corporation (Sverigefilialen)

Fack Norra Hannvagen 3 S = 100 54 Stockholm

UNITED KINGDOM

Texas Instruments Lamited

Manton Lam ledford, Engla 0734-67466

